Real Time Touch

new TOP 200 Companies filing patents this week

new Companies with the Most Patent Filings (2010+)

Real Time Touch

Filing Names

Advanced Micro Devices Inc
Advanced Micro Devices Inc amd
Advanced Micro Devices Inc_20100114
Advanced Micro Devices Inc_20100107
Advanced Micro Devices Inc_20100121
Advanced Micro Devices Inc_20131212
Advanced Micro Devices Inc_20100128

Advanced Micro Devices Inc patents

Recent patent applications related to Advanced Micro Devices Inc. Advanced Micro Devices Inc is listed as an Agent/Assignee. Note: Advanced Micro Devices Inc may have other listings under different names/spellings. We're not affiliated with Advanced Micro Devices Inc, we're just tracking patents.

ARCHIVE: New 2017 2016 2015 2014 2013 2012 2011 2010 2009 | Company Directory "A" | Advanced Micro Devices Inc-related inventors

Date Advanced Micro Devices Inc patents (updated weekly) - BOOKMARK this page
11/16/17 new patent  System and dynamically stitching video streams
11/02/17Leases for blocks of memory in a multi-level memory
11/02/17Method and translation lookaside buffer with multiple compressed encodings
11/02/17Selecting cache aging policy for prefetches based on cache test regions
10/26/17Object tagged memory monitoring method and processing apparatus
10/19/17Redirecting messages from idle compute units of a processor
10/19/17Bucketized hash tables with remap entries
10/19/17Efficient streaming of virtual reality content
10/19/17Low latency wireless virtual reality systems and methods
10/12/17Flexible framework to support memory synchronization operations
10/12/17Message handler compiling and scheduling in heterogeneous system architectures
10/12/17Method and performing memory prefetching
10/12/17Adaptive resizable cache/lcm for improved power
10/12/17Methods and processing in a network on chip (noc)
10/05/17Self-timed router with virtual channel control
10/05/17Systems and methods of supporting parallel processor message-based communications
09/28/17Performance-aware and reliability-aware data placement for n-level heterogeneous memory systems
09/28/17Using leases for entries in a translation lookaside buffer
09/28/17Adaptive extension of leases for entries in a translation lookaside buffer
09/28/17Key management for secure memory address spaces
09/28/17Hierarchical register file at a graphics processing unit
09/28/17Managing variations among nodes in parallel system frameworks
09/21/17Method and managing power in a thermal couple aware system
09/14/17Method and system for yield operation supporting thread-like behavior
09/07/17Efficient implementation of queues and other data structures using processing near memory
08/17/17Peripheral component
08/17/17Assigning variable length address identifiers to packets in a processing system
08/10/17Method and system for streaming information in wireless virtual reality
08/10/17User-level instruction for memory locality determination
08/10/17Pinning objects in multi-level memory hierarchies
08/03/17Determining thermal time constants of processing systems
08/03/17Method and inter-lane thread migration
08/03/17Hypervisor post-write notification of control and debug register updates
08/03/17Routing direct memory access requests in a virtualized computing environment
08/03/17System for video compression
07/27/17Simd processing unit with local data share and access to a global data share of a gpu
07/27/17Instruction set and micro-architecture supporting asynchronous memory access
07/27/17Adaptive value range profiling for enhanced system performance
07/27/17Region migration cache
07/27/17Using processor types for processing interrupts in a computing device
07/20/17Method and apparatus to accelerate rendering of graphics images
07/20/17Techniques for sampling sub-pixels of an image
07/20/17Memory management in graphics and compute application programming interfaces
07/20/17Hybrid anti-aliasing
07/13/17Memory operation encryption
07/13/17Interposer having a pattern of sites for mounting chiplets
07/06/17Method and performing high throughput tessellation
07/06/17Texture compression techniques
06/29/17Hardware accuracy counters for application precision and quality feedback
06/29/17Data driven scheduler on multiple computing cores
06/29/17Caching policies for processing units on multiple sockets
06/22/17Region probe filter for distributed memory system
06/22/17Hybrid cache
06/22/17Centrally managed unified shared virtual address space
06/22/17Method and system for using solid state device as eviction pad for graphics processing unit
06/22/17Texel shading in texture space
06/15/17Method and performing inter-lane power management
06/08/17Balancing computation and communication power in power constrained clusters
06/08/17Page migration in a 3d stacked hybrid memory
06/08/17Method and time-based scheduling of tasks
06/08/17Page-based prefetching triggered by tlb activity
06/08/17System and application migration
06/08/17Reducing power needed to send signals over wires
06/01/17Dedicated interface for coupling flash memory and dynamic random access memory
06/01/17Voltage droop mitigation in 3d chip system
Patent Packs
05/25/17Computation along a datapath between memory blocks
05/25/17Floating point multiply accumulator multi-precision mantissa aligner
05/25/17Method and performing a parallel search operation
05/18/17Interconnect architecture for three-dimensional processing systems
05/18/17Efficient processor load balancing using predication
05/11/17Cache with address space mapping to slice subsets
05/04/17Method and systems of controlling memory-to-memory copy operations
05/04/17Relocatable and resizable tables in a computing device
05/04/17In-memory interconnect protocol configuration registers
04/27/17Estimation of bit widths of variables based on liveness
04/13/17Minimizing latency from peripheral devices to compute engines
04/13/17Method and workload placement on heterogeneous systems
04/06/17Mode-dependent access to embedded memory elements
03/30/17Method and device for noise reduction in multi-frequency clocking environment
03/23/17Thermally-aware throttling in a three-dimensional processor stack
Patent Packs
03/23/17Power management of interactive workloads driven by direct and indirect user feedback
03/23/17Power management for heterogeneous computing systems
03/23/17Selective data copying between memory modules
03/23/17Power-aware work stealing
03/23/17Dynamic multithreaded cache allocation
03/23/17Configuring fast memory as cache for slow memory
03/23/17Cache access statistics accumulation for cache line replacement selection
03/23/17Distributed memory controller
03/23/17Multi-protocol header generation system
03/16/17Preemptive context switching of processes on an accelerated processing device (apd) based on time quanta
03/02/17Programmable memory command sequencer
03/02/17Graphics library extensions
02/23/17Priority-based command execution
02/16/17Media system having three dimensional navigation via dynamic carousel
02/16/17Logical memory address regions
02/16/17Distributed gather/scatter operations across a network of memory nodes
02/16/17Register files for i/o packet compression
02/02/17Mechanism for resource utilization metering in a computer system
02/02/17Communication device with selective encoding
01/19/17Split storage of anti-aliased samples
01/05/17System performance management using prioritized compute units
12/29/16Dynamic power management optimization
12/29/16Protecting state information for virtual machines
12/29/16Scriptable dynamic load balancing in computer systems
12/29/16Hot page selection in multi-level memory hierarchies
12/29/16Independent between-module prefetching for processor memory modules
12/29/16Memory module with embedded access metadata
12/29/16Shared virtual address space for heterogeneous processors
12/29/16Method and performing a search operation on heterogeneous computing systems
12/29/16Reducing the load on the bitlines of a rom bitcell array
Social Network Patent Pack
12/29/16Semiconductor area optimization
12/29/16Computer architecture using rapidly reconfigurable circuits and high-bandwidth memory interfaces
12/29/16Mechanism of identifying available memory resources in a network of multi-level memory modules
12/22/16Ordering memory commands in a computer system
12/22/16Instruction context switching
12/22/16Heterogeneous enqueuing and dequeuing mechanism for task scheduling
12/22/16Memory speculation for multiple memories
12/22/16Memory heaps in a memory model for a unified computing system
12/22/16Hybrid render with preferred primitive batch binning and sorting
12/15/16Managing coherent memory between an accelerated processing device and a central processing unit
Patent Packs
12/08/16Conditional atomic operations at a processor
12/08/16Per-block sort for performance enhancement of parallel processors
12/08/16Source-side resource request network admission control
12/01/16Method and system for constant time cryptography using a co-processor
12/01/16Message aggregation, combining and compression for efficient data communications in gpu-based clusters
11/24/16Thermal oscillator
11/24/16Scan flip-flop circuit with dedicated clocks
11/24/16Droop detection for low-dropout regulator
11/24/16Droop detection and regulation for processor tiles
11/24/16Saving the architectural state of a computing device using sectors
11/24/16Two-phase hybrid vertex classification
11/17/16Infrastructure to support accelerator computation models for active storage
11/17/16System and determining concurrency factors for dispatch size of parallel processor kernels
11/17/16Control of thermal energy transfer for phase change material in data center
11/10/16Methods and optical blur modeling for improved video encoding
11/03/16Early cache prefetching in preparation for exit from idle mode
10/20/16Performance state selection for low activity scenarios
10/13/16Real time on-chip texture decompression using shader processors
10/06/16Power reduction in bus interconnects
09/29/16Integrated differential clock gater
09/15/16Power management to change power limits based on device skin temperature
09/15/16Changing power limits based on device state
09/08/16Hardware and runtime coordinated load balancing for parallel applications
09/08/16Redundancy shader column repair
09/08/16Providing asynchronous display shader functionality on a shared shader core
09/08/16Efficient asynchronous communication protocol
09/08/16Content-adaptive b-picture pattern video encoding
09/01/16Method and directing application requests for rendering
08/25/16Pruning of low power state information for a processor
08/25/16Scheduling of data migration
Patent Packs
08/25/16Technique for translating dependent instructions
08/25/16Memory module with volatile and non-volatile storage arrays
08/25/16Flip-flop circuit with latch bypass
08/18/16Bit remapping mechanism to enhance lossy compression in floating-point applications
08/18/16Generating a schedule of instructions based on a processor memory tree
08/18/16Dynamic wavefront creation for processing units using a hybrid compactor
08/11/16Memory page access detection
08/11/16Memory configuration operations for a computing device
08/11/16Query operations for stacked-die memory device
08/04/16Exploiting limited context streams
07/07/16Location aware cryptography
06/30/16Nvram-aware data processing system
06/23/16Replica path timing adjustment and normalization for adaptive voltage and frequency scaling
06/23/16Techniques for changing management modes of multilevel memory hierarchy
06/23/16Load balancing at a graphics processing unit
06/16/16Batching modified blocks to the same dram page
06/16/16Traffic rate control for inter-class data migration in a multiclass memory system
06/16/16Address and control signal training
06/16/16Storage location assignment at a cluster compute server
06/16/16Methods and decoding video using re-ordered motion vector buffer
Social Network Patent Pack
06/09/16Memory management in graphics and compute application programming interfaces
06/09/16Shader pipelines and hierarchical shader resources
06/02/16Memory persistence management control
05/26/16Reliable wear-leveling for non-volatile memory and method therefor
05/26/16Method and securing access to an integrated circuit
05/19/16Processor and methods for remote scoped synchronization
05/19/16Efficient sparse matrix-vector multiplication on parallel processors
05/05/16Memory management for graphics processing unit workloads
05/05/16External data processing for a display device
05/05/16Memory system with region-specific memory access scheduling
04/28/16Power management
04/28/16Command replacement for communication at a processor
04/28/16Method and system for block scheduling control in a processor by remapping
04/28/16Coherency probe response accumulation
04/28/16Coherency probe with link or domain indicator
04/14/16Hybrid block based compression
04/07/16Thermal-aware compiler for parallel instruction execution in processors
04/07/16Crystal oscillator circuit with reduced startup time
03/31/16Automatic source code generation for accelerated function calls
03/24/16Scheduling applications in processing devices based on predicted thermal impact
Social Network Patent Pack
03/24/16Heterogeneous function unit dispatch in a graphics processing unit
03/24/16System and repurposing dead cache blocks
03/24/16Method for privileged mode based secure input mechanism
03/24/16Thermal aware data placement and compute dispatch in a memory system
03/17/16Power and performance management of asynchronous timing domains in a processing device
03/17/16Frequency configuration of asynchronous timing domains under power constraints
03/17/16Interface to expose interrupt times to hardware
03/17/16Predictive management of heterogeneous processing systems
03/17/16Method and efficient user-level io in a virtualized system
03/10/16Concurrently executing critical sections in program code in a processor
03/03/16Selecting a resource from a set of resources for performing an operation
03/03/16Routing direct memory access requests in a virtualized computing environment
02/25/16System and page-conscious gpu instruction
02/25/16Runtime for automatically load-balancing and synchronizing heterogeneous computer systems with scoped synchronization
02/25/16System and reverse inclusion in multilevel cache hierarchy
02/25/16Graphics processing method, system, and apparatus
02/18/16Data distribution among multiple managed memories
02/18/16Portable binary image format (pbif) for pre-compiled kernels
02/18/16Virtual memory mapping for improved dram page locality
02/11/16Tracking source availability for instructions in a scheduler instruction queue
02/11/16Moving data between caches in a heterogeneous processor system
02/11/16Cache bypassing policy based on prefetch streams
02/11/16Method and system for frame pacing
02/04/16Dynamic cache prefetching based on power gating and prefetching policies
02/04/16Dependence tracking by skipping in user mode queues
01/28/16Technique to improve performance of memory copies and stores
01/28/16Measuring delay between signal edges of different signals using an undersampling clock
01/21/16Controlling energy consumption of an electronic device in response to availability of an energy source
01/14/16Method and apparatis for processor standby
01/07/16Devices and methods for interconnecting server nodes
Social Network Patent Pack
12/31/15Calibrating a power supply using power supply monitors
12/31/15Integrated controller for training memory physical layer interface
12/31/15Memory physical layer interface logic for generating dynamic random access memory (dram) commands with programmable delays
12/31/15Video and image compression based on position of the image generating device
12/24/15Source synchronous bus clock gating system
12/24/15Decoupled entry and exit prediction for power gating
12/24/15Method and bezel mitigation with head tracking
12/24/15Dual-rail encoding
12/17/15Memory controller power management based on latency
12/17/15Memory heaps in a memory model for a unified computing system
12/17/15Wavefront resource virtualization
12/17/15Sidecar sram for high granularity in floor plan aspect ratio
12/10/15Power management across heterogeneous processing units
12/10/15Resizable and relocatable queue
12/10/15Translation lookaside buffer
12/10/15Die-stacked device with partitioned multi-hop network
12/03/15System and adjusting performance based on thermal conditions within a processor
12/03/15Floating point multiply accumulator multi-precision mantissa aligner
11/26/15Channel rotating error correction code
11/26/15Locally asynchronous logic circuit and method therefor
11/19/15Hybrid determining performance levels based on thermal conditions within a processor
11/19/15Thin provisioning architecture for high seek-time devices
11/19/15Redundancy shader column repair
11/19/15Configuration of a cluster server using cellular automata
11/19/15Centralized distribution of configuration parameters for a cluster server
11/19/15Route mapping at individual nodes of a cluster server
11/19/15Apparatus to facilitate orthogonal coupling of a server sled with a server backplane
11/19/15Bimodal cooling in modular server system
11/12/15System and memory allocation in a multiclass memory system

ARCHIVE: New 2017 2016 2015 2014 2013 2012 2011 2010 2009


This listing is an abstract for educational and research purposes is only meant as a recent sample of applications filed, not a comprehensive history. is not affiliated or associated with Advanced Micro Devices Inc in any way and there may be associated servicemarks. This data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Advanced Micro Devices Inc with additional patents listed. Browse our Agent directory for other possible listings. Page by