Real Time Touch

new TOP 200 Companies filing patents this week

new Companies with the Most Patent Filings (2010+)

Real Time Touch

Arteris Inc patents

Recent patent applications related to Arteris Inc. Arteris Inc is listed as an Agent/Assignee. Note: Arteris Inc may have other listings under different names/spellings. We're not affiliated with Arteris Inc, we're just tracking patents.

ARCHIVE: New 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 | Company Directory "A" | Arteris Inc-related inventors

Functional interconnect redundancy in cache coherent systems

A distributed system implementation for cache coherence comprises distinct agent interface units, coherency controllers, and memory interface units. The agents send requests in the form of read and write transactions. ... Arteris Inc

System and method for reducing ecc overhead and memory access bandwidth

A system, and corresponding method, is described for updating or calculating ecc where the transaction volume is significantly reduced from a read-modify-write to a write, which is more efficient and reduces demand on the data access bandwidth. The invention can be implemented in any chip, system, method, or hdl code that perform protection schemes and require ecc calculation, of any kind. ... Arteris Inc

Victim buffer for cache coherent systems

In accordance with various aspects of the invention, a recall transaction is issued if a tag filter entry needs to be freed up for an incoming transaction. Directory entries chosen for a recall transaction are pushed into a fully associative structure called victim buffer. ... Arteris Inc

Isolation mode in a cache coherent system

The invention involves isolating a cache coherence controller from agents or units. The term unit as used herein may refer to one or more circuits, components, registers, processors, software subroutines, or any combination thereof. ... Arteris Inc

Dynamic link serialization in network-on-chip

A network-on-chip (noc) link with an upstream bypassable narrowing serialization adapter and a downstream bypassable widening serialization adapter. The serialization adapters are normally bypassed. ... Arteris Inc

Proxy cache conditional allocation

A system and method are disclosed that include a bridge that translates non-coherent transactions, which are received from a non-coherent subsystem, into one or more coherent transactions to be issued to a coherent subsystem. The bridge also buffers data coherently in an internal cache, also known as a proxy cache, based on certain attributes of the non-coherent transaction. ... Arteris Inc

Control and address redundancy in storage buffer

A system and method for detecting writes of data to errant locations in storage arrays. Address information and information redundant with address information is encoded and stored in proximity with data. ... Arteris Inc

Prioritization of order ids in dram scheduling

A dram scheduler that prioritizes pending transactions based on their order id value. The order of prioritization of id values changes from time to time. ... Arteris Inc

System to reduce directory information storage

A system and method are disclosed with the ability to track usage of information, which patterns, and determine the most frequently used patterns to be stored and updated in a directory, thereby controlling and reducing the size allocated to storing information in the directory. The size is reduced by limiting address bits thereby allowing subsystems to avoid transmitting, storing, and operating upon excessive address information.. ... Arteris Inc

Directory storage control for commonly used patterns

A system and method are disclosed with the ability to track usage of information and determine commonly used patterns to be stored and updated in a directory. The information includes counter values that represent the frequency of occurrence of a pattern that is committed to the directory. ... Arteris Inc

Protection scheme conversion

Systems-on-chip are designed with different ips that use different data protection schemes. Modules are used between the ips, and the modules convert between protection schemes. ... Arteris Inc

Editing a noc topology on top of a floorplan

A noc topology is represented on top of a physical view of a chip's floorplan. The noc topology is edited, such as by adding switches, removing switches, and adding and removing switches on routes. ... Arteris Inc

Automatic architecture placement guidance

On-chip data transport network architectural units are assigned preferred placement locations based on architecture-level constraints. The preferred placement locations are used to generate placement constraints for a place and route tool. ... Arteris Inc

System and method for adaptation of coherence models between agents

A system and method are disclosed for multiple coherent caches supporting agents that use different, incompatible coherence models. Compatibility is implemented by translators that accept coherency requests and snoop responses from an agent and accept snoop requests and coherency responses from a coherence controller. ... Arteris Inc

ARCHIVE: New 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009


This listing is an abstract for educational and research purposes is only meant as a recent sample of applications filed, not a comprehensive history. is not affiliated or associated with Arteris Inc in any way and there may be associated servicemarks. This data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Arteris Inc with additional patents listed. Browse our Agent directory for other possible listings. Page by