FreshPatents.com Logo


new TOP 200 Companies filing patents this week

new Companies with the Most Patent Filings (2010+)


Similar
Filing Names

Freescale Semiconductor Inc
Freescale Semiconductor Inc A Corporation
Freescale Semiconductor Inc formerly Known As Sigmatel Inc
Freescale Semiconductor Inc Austin Texas
Freescale Semiconductor Inc_20100107
Freescale Semiconductor Inc_20100114
Freescale Semiconductor Inc_20131212
Freescale Semiconductor Inc_20100128
Freescale Semiconductor Inc_20100121

Popular
Companies


Web
Adobe patents
Akamai patents
Amazon patents
Apple patents
Ebay patents
Facebook patents
Google patents
IBM patents
Linkedin patents
Microsoft patents
Oracle patents
Red Hat patents
Yahoo patents

Food/Health
Adidas
Nike patents
Pfizer patents
Monsanto patents
Medtronic patents
Kraft patents

Transportation
Boeing patents
Tesla Motors patents

Telecom
Qualcomm patents
Motorola patents
Nokia patents
RIMM patents

Industrial/Electronics
AMD
Applied Materials
Seagate patents
General Electric
Caterpillar patents
Samsung
Wal-mart patents

Ticker Symbols

Freescale Semiconductor, Inc. patents


      
Recent patent applications related to Freescale Semiconductor, Inc.. Freescale Semiconductor, Inc. is listed as an Agent/Assignee. Note: Freescale Semiconductor, Inc. may have other listings under different names/spellings. We're not affiliated with Freescale Semiconductor, Inc., we're just tracking patents.

ARCHIVE: New 2014 2013 2012 2011 2010 2009 | Company Directory "F" | Freescale Semiconductor, Inc.-related inventors



Detecting one or more predetermined tones transmitted over a communication network

Freescale Semiconductor

Detecting one or more predetermined tones transmitted over a communication network

Detecting one or more predetermined tones transmitted over a communication network

Freescale Semiconductor

Power mosfet structure and method

Search recent Press Releases: Freescale Semiconductor, Inc.-related press releases
Count Application # Date Freescale Semiconductor, Inc. patents (updated weekly) - BOOKMARK this page
12014033965611/20/14 new patent  Mems pressure transducer assembly
22014034121411/20/14 new patent  Detecting one or more predetermined tones transmitted over a communication network
32014034251811/20/14 new patent  Power mosfet structure and method
42014033290111/13/14Semiconductor device with notched gate
52014033294111/13/14System, method and apparatus for leadless surface mounted semiconductor package
62014033332711/13/14On-die capacitance measurement module and method for measuring an on-die capacitive load
72014033336711/13/14Metal-oxide-semiconductor (mos) voltage divider with dynamic impedance control
82014033405311/13/14Over-current protection device
92014033785911/13/14Processing load with normal or fast operation mode
102014032934411/06/14Testing an electrical connection of a device cap
112014031959710/30/14Gate dimension control in multi-gate structures for semiconductor devices
122014032121210/30/14Non-volatile memory (nvm) with variable verify operations
132014032305010/30/14System for monitoring and controlling the power of a radio frequency (rf) signal in a short-range rf transmitter
142014032307410/30/14Power management for a battery-powered handheld audio device
152014032518310/30/14Integrated circuit device, asymmetric multi-core processing module, electronic device and method of managing execution of computer program code therefor
162014032546310/30/14Integrated circuit design verification through forced clock glitches
172014031124310/23/14Estimation of sidewall skew angles of a structure
182014031243510/23/14Mems device with stress isolation and method of fabrication
192014031245710/23/14Integrated circuit chip with discontinuous guard ring
202014031287510/23/14Startup circuits with native transistors
212014031297510/23/14Amplifier using nonlinear drivers
222014031297610/23/14Amplfiers and related integrated circuits
232014031739510/23/14Microprocessor, and method of managing reset events therefor
242014030674510/16/14Flip-flop having shared feedback and method of operation
252014030877910/16/14Integrated circuit package with voltage distributor
262014030264110/09/14Stiffened semiconductor die package
272014029993510/09/14Shallow trench isolation for soi structures combining sidewall spacer and bottom liner
282014030019310/09/14Power safety circuit, integrated circuit device and safety critical system
292014030061510/09/14Memory access controller, data processing system, and method for managing data flow between a memory unit and a processing unit
302014030380410/09/14Method of controlling a thermal budget of an integrated circuit device, an integrated circuit, a thermal control module and an electronic device therefor
312014029225210/02/14Circuit and method for speed monitoring of an electric motor
322014029563910/02/14Field focusing features in a reram cell
332014029800510/02/14Microprocessor device, and method of managing reset events therefor
342014029811110/02/14Controller, sata system and method of operation therefor
352014028471609/25/14Ldmos device with minority carrier shunt region
362014028517509/25/14Reference voltage generating circuit, integrated circuit and voltage or current sensing device
372014028523909/25/14Power monitoring circuitry
382014028754709/25/14Inhibiting propagation of surface cracks in a mems device
392014028755409/25/14Method for plating a semiconductor package lead
402014028935709/25/14Data processing system and method of controlling access to a shared memory unit
412014026638509/18/14Dual supply level shifter circuits
422014028129109/18/14Memory array access
432014028260309/18/14Detecting a collision between multiple threads of execution for accessing a memory array
442014026050809/18/14Compensation and calibration for mems devices
452014026060809/18/14Angular rate sensor having multiple axis sensing capability
462014026061009/18/14Multiple axis rate sensor
472014026061609/18/14Mems device having variable gap width and method of manufacture
482014026472409/18/14Deep trench isolation
492014026472809/18/14Active tiling placement for improved latch-up immunity
502014026624609/18/14Mcu-based compensation and calibration for mems devices
512014026636609/18/14Compensated hysteresis circuit
522014026647409/18/14Improved mems oscillator startup
532014026900809/18/14Non-volatile memory using bi-directional resistive elements
542014027335209/18/14Semiconductor device
552014027339109/18/14Inductive element with interrupter region and method for forming
562014027794909/18/14Airbag apparatus
572014028139009/18/14Ordering packet transfers in a data processor
582014028234009/18/14Method for provisioning decoupling capacitance in an integrated circuit
592014025097009/11/14Monitoring a gyroscope
602014025097109/11/14Monitoring an accelerometer
612014025100909/11/14Reducing offset variation in multifunction sensor devices
622014025246709/11/14Laterally diffused metal oxide semiconductor transistors for radio frequency power amplifiers
632014025247009/11/14Semiconductor device with integrated electrostatic discharge (esd) clamp
642014025247209/11/14Semiconductor device with increased safe operating area
652014025248709/11/14Gate security feature
662014025257009/11/14Lead-frame circuit package
672014025258609/11/14Semiconductor devices that include a die bonded to a substrate with a gold interface layer
682014025320409/11/14Clock signal generator module, integrated circuit, electronic device and method therefor
692014025324809/11/14Phase shift and attenuation circuits for use with multiple-path amplifiers
702014025325809/11/14System for reducing electromagnetic induction interference
712014025463609/11/14Demodulating an incoming signal
722014025463709/11/14Direct sequence spread spectrum signal receiving device and method
732014025609109/11/14Methods for bonding a die and a substrate
742014025858209/11/14Semiconductor device with vias on a bridge connecting two buses
752014025879809/11/14Test control point insertion and x-bounding for logic built-in self-test (lbist) using observation circuitry
762014024708009/04/14Multi-level clock signal distribution network and integrated circuit
772014024708109/04/14Combinatorial circuit and method of operation of such a combinatorial circuit
782014023848308/28/14Three-dimensional solar cell having increased efficiency
792014023934608/28/14Mishfet and schottky device integration
802014023992708/28/14Transition control for a hybrid switched-mode power supply (smps)
812014024276208/28/14Tunable schottky diode with depleted conduction path
822014024489508/28/14Robust sector id scheme for tracking dead sectors to automate search and copydown
832014023054908/21/14Spring system for mems device
842014023201708/21/14Identification mechanism for semiconductor device die
852014023234408/21/14Circuit and method for voltage equalization in large batteries
862014023234708/21/14Circuit and method for battery equalization
872014023257908/21/14Low power quantizer for analog to digital converter
882014023258908/21/14Receiver circuit, phased-array receiver and radar system
892014023337208/21/14Real-time distributed network module, real-time distributed network and method therefor
902014022515608/14/14Esd protection with integrated ldmos triggering junction
912014022517608/14/14Embedded nvm in a hkmg process
922014022645908/14/14Real-time distributed network slave device, real-time distributed network and method therefor
932014022073808/07/14Lead frame array package with flip chip die attach
942014022091708/07/14Multimode rake receiver, cellular base station and cellular communication device
952014022312808/07/14Memory device and method for organizing a homogeneous memory
962014020998807/31/14Nonvolatile memory bitcell
972014021001607/31/14Implant for performance enhancement of selected transistors in an integrated circuit
982014021056507/31/14Amplitude loop control for oscillators
992014021305007/31/14Method of making a die with recessed aluminum die pads
1002014020335807/24/14Semiconductor device with enhanced 3d resurf
1012014020341007/24/14Die edge sealing structures and related fabrication methods
1022014020385707/24/14Variable delay and setup time flip-flop
1032014020410307/24/14Data processing system and method for task scheduling in a data processing system
1042014020509207/24/14Secure provisioning in an untrusted environment
1052014020612407/24/14Pressure sensor and method of packaging same
1062014020797907/24/14Dma-assisted irregular sampling sequences
1072014019754107/17/14Microelectronic assembly having a heat spreader for a plurality of die
1082014019780707/17/14Reducing output voltage ripple of power supplies
1092014019797307/17/14Digital to analog converter with current steering source for reduced glitch energy error
1102014020147907/17/14Integrated circuit device, memory interface module, data processing system and method for providing data access control
1112014020159707/17/14Error correction with extended cam
1122014019137707/10/14Integrated circuit package
1132014019138307/10/14Power device and method of packaging same
1142014018372907/03/14Sensor packages having semiconductor dies of differing sizes
1152014018701207/03/14Customized shield plate for a field effect transistor
1162014018701407/03/14Methods for forming bipolar transistors
1172014018946207/03/14Error correcting device, method for monitoring an error correcting device and data processing system
1182014017622006/26/14Integrated circuit device, voltage regulator module and method for compensating a voltage signal
1192014016949506/19/14Signalling circuit, processing device and safety critical system
1202014016710206/19/14Semiconductor device with single-event latch-up prevention circuitry
1212014016785506/19/14Rf power transistor circuits
1222014016786306/19/14Rf power transistor circuits
1232014017324706/19/14Processing apparatus and method of synchronizing a first processing unit and a second processing unit
1242014017335306/19/14Integrated circuit device and method of identifying a presence of a broken connection within an external signal path
1252014016086206/12/14Reducing the power consumption of memory devices
1262014016086906/12/14Built-in self trim for non-volatile memory reference current
1272014016477906/12/14Secure provisioning in an untrusted environment
1282014015724006/05/14Enabling an executed control flow path through computer program code to be determined
1292014015248106/05/14Integrated circuit device and method of dynamically modifying at least one characteristic within a digital to analogue converter module
1302014015359006/05/14Transmitting data
1312014015502706/05/14Electronic device and a computer program product
1322014014423105/29/14Inertial sensor and method of levitation effect compensation
1332014014533905/29/14Encapsulant for a semiconductor device
1342014014534005/29/14Flip chip interconnection structure
1352014014576505/29/14Voltage ramp-up protection
1362014014798505/29/14Methods for the fabrication of semiconductor devices including sub-isolation buried layers
1372014013920105/22/14Low-power voltage tamper detection
1382014013178805/15/14Semiconductor devices with non-volatile memory cells
1392014013229305/15/14Integrated circuit with degradation monitoring
1402014013355205/15/14Encoding an image
1412014013479905/15/14Wettable lead ends on a flat-pack no-lead microelectronic package
1422014012495805/08/14Sensor packaging method and sensor packages
1432014012540905/08/14Amplifier calibration
1442014012609105/08/14Protection device and related fabrication methods
1452014012988305/08/14Hardware-based memory initialization
1462014011746805/01/14Methods and integrated circuit package for sensing fluid properties
1472014011752105/01/14Semiconductor device with thermal dissipation lead frame
1482014011795305/01/14A tunable driver circuit
1492014011887405/01/14Gate driver with desaturation detection and active clamping
1502014011913105/01/14Memory device redundancy management system
1512014011940505/01/14Production-test die temperature measurement
1522014012201005/01/14Lcd driver verification system
1532014012273505/01/14Assigning a message
1542014012277505/01/14Memory controller for memory device
1552014011081504/24/14High voltage diode
1562014011127804/24/14Dynamically biased output structure
1572014011246404/24/14Conference call system, method, and computer program product
1582014011528004/24/14Flexible control mechanism for store gathering in a write buffer
1592014011535804/24/14Integrated circuit device and method for controlling an operating mode of an on-die memory
1602014011554904/24/14Method for verifying digital to analog converter design
1612014010343104/17/14Laterally double diffused metal oxide semiconductor transistors having a reduced surface field structures
1622014010510104/17/14Low power transmission and data alignment
1632014010518504/17/14Timing event generation circuit for mobile communication device
1642014010887604/17/14Processor switchable between test and debug modes
1652014009788404/10/14Integrated circuit device and method of implementing power gating within an integrated circuit device
1662014009861504/10/14Latent slow bit detection for non-volatile memory
1672014009882404/10/14Integrated circuit device and method of performing cut-through forwarding of packet data
1682014010138704/10/14Opportunistic cache replacement policy
1692014009138004/03/14Split gate flash cell
1702014009171104/03/14Circuit arrangement, lighting apparatus and method of crosstalk-compensated current sensing
1712014009250004/03/14Ground loss monitoring circuit and integrated circuit comprising the same
1722014009415704/03/14Automatically controlling the insertion of control word in cpri daisy chain configuration
1732014009557204/03/14Multiply and accumulate feedback
1742014008575803/27/14Integrated circuit device and method of enabling thermal regulation within an integrated circuit device
1752014008443203/27/14Multi-chip structure semiconductor package
1762014008494003/27/14Apparatus and a method for detecting faults in the delivery of electrical power to electrical loads
1772014008627703/27/14Thermal sensor system and method based on current ratio
1782014008627903/27/14Thermal sensor system and method based on current ratio
1792014008630903/27/14Method and device for encoding and decoding an image
1802014008755003/27/14Method for forming patterned doping regions
1812014007759803/20/14Voltage regulating circuit and method
1822014007787403/20/14Adjustable power splitters and corresponding methods & apparatus
1832014007907803/20/14Multiplexing and demultiplexing data
1842014007031103/13/14Semiconductor device and related fabrication methods
1852014007031203/13/14Semiconductor device and related fabrication methods
1862014007031303/13/14Power mosfet current sense structure and method
1872014007041503/13/14Microelectronic packages having trench vias and methods for the manufacture thereof
1882014007041603/13/14Guard ring structure and method for forming the same
1892014007088103/13/14Quiescent current determination using in-package voltage measurements
1902014007165203/13/14Techniques for reducing inductance in through-die vias of an electronic assembly
1912014007441803/13/14Calibrating an inertial sensor
1922014006171503/06/14Zener diode device and fabrication
1932014006171603/06/14Esd protection device
1942014006173103/06/14Tunable schottky diode
1952014006185803/06/14Semiconductor device with diagonal conduction path
1962014006194803/06/14Sensor packaging method and sensor packages
1972014006256003/06/14Reconfigurable flip-flop
1982014006374203/06/14Thermally enhanced electronic component packages with through mold vias
1992014006834403/06/14Filtering trace information
2002014006834503/06/14Filtering trace information
2012014006834603/06/14Data processor device for handling a watchpoint and method thereof
2022014006834903/06/14Data processor device for handling a watchpoint and method thereof
2032014005469402/27/14Semiconductor device with hci protection region
2042014005470402/27/14Semiconductor device including an active region and two layers having different stress characteristics
2052014005474702/27/14Bipolar transistor
2062014005478302/27/14Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof
2072014005479602/27/14Stacked microelectronic packages having patterened sidewall conductors and methods for the fabrication thereof
2082014005479702/27/14Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof
2092014005479802/27/14Sensor packages and method of packaging dies of differing sizes
2102014004894602/20/14Sensor packages and method of packaging dies of various sizes
2112014005300302/20/14Random timeslot controller for enabling built-in self test module
2122014004303402/13/14Method and device for diagnosing a reservoir capacitor of a vehicle passenger protection system, and vechicle safety system incorporating such device
2132014004421502/13/14Block-based crest factor reduction
2142014003561002/06/14System and method to test a semiconductor power switch
2152014003660202/06/14Memory device
2162014003556002/06/14Limiting access to an integrated circuit (ic)
2172014003556102/06/14Variable reluctance sensor interface with integration based arming threshold
2182014003563802/06/14Clock signal generation
2192014003986402/06/14Method, computer program product, and apparatus for simulating electromagnetic immunity of an electronic device
2202014004059502/06/14Space efficient checkpoint facility and technique for processor with integrally indexed register mapping and free-list arrays
2212014004085802/06/14Generating resource efficient computer program code
2222014002840801/30/14Comparator and relaxation oscillator employing same
2232014002962501/30/14Integrated circuit device and methods for performing cut-through forwarding
2242014002781001/30/14Single-event latch-up prevention techniques for a semiconductor device
2252014002781701/30/14Hybrid transistor
2262014002784901/30/14Ldmos device and method for improved soa
2272014002934801/30/14Dynamic programming for flash memory
2282014003213901/30/14Electronic device and method
2292014003280301/30/14Prediction of electronic component behavior in bus-based systems
2302014002155701/23/14Apparatus for forward well bias in a semiconductor integrated circuit
2312014002162101/23/14Packaged semiconductor die with power rail pads
2322014002200501/23/14Configurable multistage charge pump using a supply detect scheme
2332014002202201/23/14Error detection at an oscillator
2342014002593101/23/14Controlling fetch-ahead in a vles processor architecture
2352014002596701/23/14Techniques for reducing processor power consumption through dynamic processor resource allocation
2362014001550901/16/14Bandgap reference circuit and regulator circuit with common amplifier
2372014001974101/16/14Booting electronic device from nand flash memory
2382014001509001/16/14Bipolar transistor with high breakdown voltage
2392014001512301/16/14Sensor package and method of forming same
2402014001980601/16/14Classifying processor testcases
2412014001999001/16/14Integrated circuit device and method for enabling cross-context access
2422014001308701/09/14Processor system with predicate register, computer system, method for managing predicates and computer program product
2432014001329401/09/14Method for ranking paths for power optimization of an integrated circuit design and corresponding computer program product
2442014000768101/09/14Angular rate sensor with quadrature error compensation
2452014000873901/09/14Semiconductor device and method of fabricating same
2462014000881101/09/14Device package with rigid interconnect structure connecting die and substrate and method thereof
2472014001134401/09/14Methods of forming electronic elements with esd protection
2482014001308801/09/14Integrated circuit device and methods of performing bit manipulation therefor
2492014000229101/02/14Analog to digital conversion architecture and method with input and reference voltage scaling


ARCHIVE: New 2014 2013 2012 2011 2010 2009



###

This listing is an abstract for educational and research purposes is only meant as a recent sample of applications filed, not a comprehensive history. Freshpatents.com is not affiliated or associated with Freescale Semiconductor, Inc. in any way and there may be associated servicemarks. This data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Freescale Semiconductor, Inc. with additional patents listed. Browse our Agent directory for other possible listings. Page by FreshPatents.com

###

     SHARE
  
         



Key IP Translations - Patent Translations