Real Time Touch



new TOP 200 Companies filing patents this week

new Companies with the Most Patent Filings (2010+)




Real Time Touch

Similar
Filing Names

Knuedge Incorporated
Knuedge Inc

Knuedge Inc patents


Recent patent applications related to Knuedge Inc. Knuedge Inc is listed as an Agent/Assignee. Note: Knuedge Inc may have other listings under different names/spellings. We're not affiliated with Knuedge Inc, we're just tracking patents.

ARCHIVE: New 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 | Company Directory "K" | Knuedge Inc-related inventors


Network processor inter-device packet source id tagging for domain security

Systems and techniques for routing and application domain security are described. A described technique includes receiving, at an internal ingress port of a router of a first chip, a first processing packet that includes a first destination identifier from a computing resource of the first chip; obtaining a first source... Knuedge Inc

Arbitrating access to a resource that is shared by multiple processors

In an illustrative example, a system includes a resource and a first processor. The first processor is configured to access the resource based on a first physical address space and to generate a request for access to the resource. The request has a first format. The system further includes a... Knuedge Inc

Router path selection and creation in a single clock cycle

Systems, devices, and techniques for routing packets are described. A described router includes ingress ports to receive packets; egress ports; ingress switch fabric coupled with the ingress ports; egress switch fabric coupled with the egress ports; floating buffers coupled between the ingress switch fabric and the egress switch fabric; and... Knuedge Inc

Application domain security

Methods, systems, and apparatus, including computer programs encoded on computer storage media, for application domain security. One of the methods includes maintaining, for each ingress port of a plurality of ingress ports of each top-level router of each processing device in a system, information representing one or more valid destination... Knuedge Inc

Encoding for frameless packet transmissions

Methods, systems, and apparatus, including computer programs encoded on computer storage media, for encoding frameless packets. One of the methods includes receiving a data payload to be transmitted. The data payload is partitioned into multiple payload words, each payload word being of a predetermined size. A first sync word is... Knuedge Inc

Performing a synchronization operation on an electronic device

In an illustrative example, a method of operation of an electronic device includes identifying a plurality of threads. Each thread of the plurality of threads is configured to execute a plurality of instructions including a barrier instruction corresponding to a target of a synchronization operation. The method further includes selecting... Knuedge Inc

Compute unit including thread dispatcher and event register and operating same to enable communication

An apparatus includes a set of one or more processing cores, a thread dispatcher, and an event register of a first compute unit. The set of one or more processing cores is configured to execute a set of threads. The thread dispatcher is coupled to the set of one or... Knuedge Inc

Distributed contiguous reads in a network on a chip architecture

Systems and techniques for network on a chip based computer architectures and distributing data without shared pointers therein are described. A described system includes computing resources; and a memory resource configured to maintain a dedicated memory region of the memory resource for distributed read operations requested by the computing resources.... Knuedge Inc

Machine learning aggregation

Methods, systems, and apparatus, including computer programs encoded on computer storage media, for implementing an intelligence aggregation system. One of the methods includes receiving, by an agent, one or more goal criteria. A search to identify one or more other agents in the system is performed. Connections with the one... Knuedge Inc

Estimating clean speech features using manifold modeling

The technology described in this document can be embodied in a computer-implemented method that includes receiving, at one or more processing devices, a portion of an input signal representing noisy speech, and extracting, from the portion of the input signal, one or more frequency domain features of the noisy speech.... Knuedge Inc

Asynchronous interface for communications between computing resources that are in different clock domains

A method is performed by a data transmitting computing resource operating in a first clock domain of a computing system to transfer data to a data receiving computing resource operating in a second clock domain of the computing system different from the first clock domain. The method includes placing data... Knuedge Inc

Segmenting utterances within speech

The technology described in this document can be embodied in a computer-implemented method that includes obtaining a plurality of portions of a speech signal, and obtaining a plurality of frequency representations by computing a frequency representation of each portion of the speech signal. The method also includes generating, by one... Knuedge Inc

Segmentation using prior distributions

The technology described in this document can be embodied in a computer-implemented method that includes obtaining a speech signal, and estimating a first set and a second set of segment boundaries using the speech signal. The first and second set of segment boundaries are determined using a first and second... Knuedge Inc

Classifying signals using mutual information

Input data may be classified using one or both of mutual information between segments and expected class scores. Input data to be classified may be segmented into an input sequence of segments. The input sequence of segments may be compared with a reference sequences of segments for a first class... Knuedge Inc

Estimating pitch of harmonic signals

A time-varying pitch of a signal may be estimated by processing a sequence of frames of the speech signal. An estimated fractional chirp rate may be computed for each frame of the sequence of frames, and the estimated fractional chirp rates may be used to compute a pitch template for... Knuedge Inc

Chained packet sequences in a network on a chip architecture

Systems and techniques for network on a chip based computer architectures and communications therein are described. A described technique includes generating, at a first computing resource of a computer system, a chained packet sequence. A packet therein can specify a chain indicator to indicate inclusion in the chained packet sequence,... Knuedge Inc

Synchronization in a multi-processor computing system

In one aspect, a method implemented by a first sync controller includes receiving sync information, wherein the sync information (i) identifies a first sync process, (ii) indicates that the first sync controller is not a master controller of the first sync process, and (iii) identifies a group of components executing... Knuedge Inc

Memory-attached computing resource in network on a chip architecture

A computing system includes a plurality of computing resources that communicate with each other using network on a chip architecture. One of the plurality of computing resources is attached to memory external to the computing system through an external memory interface. The memory-attached computing resource is configured to read data... Knuedge Inc

Generating models for text-dependent speaker verification

In one aspect, a method includes receiving a prompt for use with text-dependent speaker verification; generating a linguistic representation of the prompt, wherein the linguistic representation comprises a sequence of speech units; obtaining a plurality of feature vectors or a plurality of acoustic models; generating a universal background model for... Knuedge Inc

Data routing and buffering in a processing system

In a computing system where an incoming packet can be written directly into one or more local registers of a processing unit, a packet interface routes packets arriving at a computing system to the local registers of the processing unit or to a memory shared by multiple processing units. The... Knuedge Inc

Determining an operation state within a computing system with multi-core processing devices

Systems and methods for operating a processing device are provided. A method may comprise transmitting data on the processing device, monitoring state information for a plurality of buffers on the processing device for the transmitted data, aggregating the monitored state information, starting a timer in response to determining that all... Knuedge Inc

Classifying signals using feature trajectories

An input signal may be classified by comparing a trajectory of a sequence of feature vectors of the input signal to sequences of feature vectors of reference signals, wherein the reference signals correspond to classes. For a class, a score may be computed that indicates a match between the trajectory... Knuedge Inc

Affinity data collection in a computing system

A data collecting instrument including an input coupled with an output network port of a processing device, the input configured to receive a destination address of each data packet transmitted from the output network port, where the processing device is connected to a plurality of processing devices and is configured... Knuedge Inc

Memory controller for a network on a chip device

Systems and methods may be provided to support memory access by packet communication and/or direct memory access. In one aspect, a memory controller may be provided for a processing device containing a plurality of computing resources. The memory controller may comprise a first interface to be coupled to a router.... Knuedge Inc

Performing write operations in a network on a chip device

Systems and methods are provided for performing write-with-response operations in a network on a chip architecture. In response to receiving an instruction to perform a write-with-response operation, a writer computing resource of a computing system (implemented using the network on a chip architecture) executes this instruction by performing a write... Knuedge Inc

Dedicated fifos in a multiprocessor system

A semiconductor chip with a first processing element, a state machine, a first read first-in first-out (FIFO) memory component, and a second read FIFO memory component. The state machine receives a request from the first processing element for a first value from the first read FIFO memory component and a... Knuedge Inc

Network on chip with task queues

A network on a chip architecture uses hardware queues to distribute multiple-instruction tasks to processors dedicated to performing that task. By repeatedly using the same processors to perform the same task, the frequency at which the processors access memory to retrieve instructions is reduced. If a hardware queue runs dry... Knuedge Inc

Content addressable memory (cam) implemented tuple spaces

A multi-processor system with a portion of content-addressable memory (CAM) configured as a tuple space to control data flow between processing element. A writing processor may write to a tuple space followed by a reading processor reading from the tuple space. However the system may control access to the tuple... Knuedge Inc

Disjointed virtual memory scheme with block bypass

An improved virtual memory scheme designed for multi-processor environments that uses processor registers and a small amount of dedicated logic to eliminate the overhead that is associated with the use of page tables. The virtual addressing provides a contiguous virtual address space where the actual real memory is distributed across... Knuedge Inc

Packet router buffer management

A router that requests a reservation for an egress port prior to dequeuing a received packet. A reservation is granted only if there is space on the egress port for at least a maximum size packet. An ingress processor requests allocation of a packet buffer. An allocator grants the packet... Knuedge Inc

Flow control through packet router

A router requests a reservation for an egress port prior to dequeuing data from an ingress port data queue. A request is also made for the allocation of a buffer. After the reservation is received and a buffer is allocated, the data is copied the ingress port data queue to... Knuedge Inc

Microprocessor including permutation instructions

Combinational circuits in a microprocessor execute instructions to perform permutations on bits of a source byte in a single clock cycle. Each bit in the source byte is permuted in accordance with a permutation map. The only storage within the processor core required to execute these instructions is that needed... Knuedge Inc

Smart dma engine for a network-on-a-chip processor

A multiprocessor architecture utilizing direct memory access (DMA) processors that execute programmed code to feed data to one or more processor cores in advance of those cores requesting data. Stalls of the processor cores are minimized by continually feeding new data directly into the data registers within the cores. When... Knuedge Inc

Multiple operation interface to shared coprocessor

In a multi-processor architecture, a plurality of processors share a coprocessor for certain instructions. Each processor may supply the coprocessor with a number of instructions and operands for those instructions. Other operations may be performed while waiting for the results. When the results are needed, the processor may be configured... Knuedge Inc

Multiple processor access to shared program memory

A shared program memory and related components configured to distribute data from a memory block to multiple processors at the same time. An arbiter determines what processors are requesting data from the same memory locations. Data from that memory location is then accessed and sent to the requesting processors so... Knuedge Inc

05/25/17 / #20170148465

Harmonic feature processing for reducing noise

Devices, systems and methods are disclosed for reducing noise in input data by performing a hysteresis operation followed by a lateral excitation smoothing operation. For example, an audio signal may be represented as a sequence of feature vectors. A row of the sequence of feature vectors may, for example, be... Knuedge Inc








ARCHIVE: New 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009



###

This listing is an abstract for educational and research purposes is only meant as a recent sample of applications filed, not a comprehensive history. Freshpatents.com is not affiliated or associated with Knuedge Inc in any way and there may be associated servicemarks. This data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Knuedge Inc with additional patents listed. Browse our Agent directory for other possible listings. Page by FreshPatents.com

###