FreshPatents.com Logo


new TOP 200 Companies filing patents this week

new Companies with the Most Patent Filings (2010+)


Similar
Filing Names

Lsi Corporation
Lsi Corporation_20100107
Lsi Corporation_20100114
Lsi Corporation_20100128
Lsi Corporation_20131212

Popular
Companies


Web
Adobe patents
Amazon patents
Apple patents
Ebay patents
Facebook patents
Google patents
IBM patents
Linkedin patents
Microsoft patents
Oracle patents
Red Hat patents
Yahoo patents

Food/Health
Adidas
Nike patents
Pfizer patents
Monsanto patents
Medtronic patents
Kraft patents

Transportation
Boeing patents
Tesla Motors patents

Telecom
Qualcomm patents
Motorola patents
Nokia patents
RIMM patents

Industrial/Electronics
AMD
Applied Materials
Seagate patents
General Electric
Caterpillar patents
Samsung
Wal-mart patents

Lsi Corporation patents


      
Recent patent applications related to Lsi Corporation. Lsi Corporation is listed as an Agent/Assignee. Note: Lsi Corporation may have other listings under different names/spellings. We're not affiliated with Lsi Corporation, we're just tracking patents.

ARCHIVE: New 2015 2014 2013 2012 2011 2010 2009 | Company Directory "L" | Lsi Corporation-related inventors


Ping-pong buffer using single-port memory

Lsi

Ping-pong buffer using single-port memory

Solid state drives that cache boot data

Lsi

Solid state drives that cache boot data

Voltage follower amplifier

Lsi

Voltage follower amplifier

Search recent Press Releases: Lsi Corporation-related press releases
Count Application # Date Lsi Corporation patents (updated weekly) - BOOKMARK this page
12015008539203/26/15 new patent  System and monitoring preamble signal quality
22015008558703/26/15 new patent  Ping-pong buffer using single-port memory
32015008559203/26/15 new patent  Bit-line discharge assistance in memory devices
42015008595703/26/15 new patent  Method of calibrating a slicer in a receiver or the like
52015008910203/26/15 new patent  Solid state drives that cache boot data
62015008913203/26/15 new patent  Dynamic storage volume configuration based on input/output requests
72015008933003/26/15 new patent  Systems and methods for enhanced data recovery in a solid state memory system
82015007718803/19/15Voltage follower amplifier
92015007727703/19/15Reduced polar codes
102015007810303/19/15Sensing technique for single-ended bit line memory architectures
112015008162603/19/15Systems and methods for recovered data stitching
122015008164903/19/15In-line deduplication for a network and/or storage platform
132015008211503/19/15Systems and methods for fragmented data recovery
142015008212103/19/15Method of erase state handling in flash channel tracking
152015008212403/19/15Spatially decoupled redundancy schemes for a solid state drive (ssd)
162015007079603/12/15Array-reader based magnetic recording systems with mixed synchronization
172015007432703/12/15Active recycling for solid state drive
182015007432803/12/15Dynamic map pre-fetching for improved sequential reads of a solid-state media
192015007435503/12/15Efficient caching of file system journals
202015007450103/12/15Cascaded viterbi bitstream generator
212015006273003/05/15Array-reader based magnetic recording systems with quadrature amplitude modulation
222015006273203/05/15Systems and methods for two stage tone reduction
232015006273403/05/15Systems and methods for multi-level encoding and decoding
242015006273703/05/15Adaptive pattern detection for pattern-dependent write current control in a magnetic recording system
252015006273803/05/15Systems and methods for variable sector count spreading and de-spreading
262015006321703/05/15Mapping between variable width samples and a frame
272015006725303/05/15Input/output request shipping in a storage system with multiple storage controllers
282015006734903/05/15Virtual bands concentration for self encrypting drives
292015006768503/05/15Systems and methods for multiple sensor noise predictive filtering
302015005524902/26/15Systems and methods for multi-resolution data sensing
312015005564402/26/15Precise timestamping of ethernet packets by compensating for start-of-frame delimiter detection delay and delay variations
322015005577402/26/15Echo cancellation with quantization compensation
332015005853302/26/15Data storage controller and exposing information stored in a data storage controller to a host system
342015005855702/26/15Performance improvements in input / output operations between a host system and an adapter-coupled cache
352015005869302/26/15Systems and methods for enhanced data encoding and decoding
362015004831002/19/15System and providing an electron blocking layer with doping control
372015004240302/12/15High-voltage voltage-switched class-s amplifier
382015004327002/12/15Memory cell having built-in write assist
392015004380702/12/15Depth image compression and decompression utilizing depth and amplitude data
402015004675602/12/15Predictive failure analysis to trigger rebuild of a drive in a raid array
412015003694202/05/15Object recognition and tracking using a classifier comprising cascaded stages of multiple decision trees
422015003978702/05/15Multi-protocol storage controller
432015003979602/05/15Acquiring resources from low priority connection requests in sas
442015003983202/05/15System and caching hinted data
452015003983502/05/15System and hinted cache data removal
462015003993202/05/15Arbitration suspension in a sas domain
472015003997802/05/15Systems and methods for hybrid priority based data processing
482015002960801/29/15Array-reader based magnetic recording systems with frequency division multiplexing
492015003002701/29/15Switch device with device-specified bridge domains
502015003023201/29/15Image processor configured for efficient estimation and elimination of background information in images
512015003296301/29/15Dynamic selection of cache levels
522015003306501/29/15Solid state drive emergency pre-boot application providing expanded data recovery function
532015003307401/29/15Deadlock detection and recovery in sas
542015002216901/22/15Feedback/feed forward switched capacitor voltage regulation
552015002270401/22/15Orientation-based camera operation
562015002360701/22/15Gesture recognition method and apparatus based on analysis of multiple candidate boundaries
572015002640301/22/15Self-adjusting caching system
582015002641101/22/15Cache system for managing various cache line conditions
592015002648801/22/15Selectively powering a storage device over a data network
602015002650301/22/15Appliances powered over sas
612015002653601/22/15Data decoder with trapping set flip bit mapper
622015001532901/15/15Radio frequency composite class-s power amplifier having discrete power control
632015001598401/15/15Storage media inter-track interference cancellation
642015001598601/15/15Methods and improved threshold adaptation for a euclidean detector
652015001598701/15/15Prioritized spin-up of drives
662015001649701/15/15Clock and data recovery architecture with adaptive digital phase skew
672015001979501/15/15Memory system for shadowing volatile data
682015001981801/15/15Maintaining cache size proportional to power pack charge
692015001982201/15/15System for maintaining dirty cache coherency across reboot of a node
702015000889401/08/15Dynamic start-up circuit for hysteretic loop switched-capacitor voltage regulator
712015001269901/08/15System and versioning cache for a clustering topology
722015001270201/08/15Redundant array of independent disks volume creation
732015001280001/08/15Systems and methods for correlation based data alignment
742015000681501/01/15Backup of cached dirty data during power outages
752014037995912/25/14Map recycling acceleration
762014038022312/25/14User interface comprising radial layout soft keypad
772014036771712/18/14Semiconductor optical emitting device with metallized sidewalls
782014036939512/18/14Error detection based on superheterodyne conversion and direct downconversion
792014036969612/18/14Color coding and optical sub-band communication utilizing color coding
802014037263712/18/14Pcie tunneling through sas
812014037267212/18/14System and providing improved system performance by moving pinned data to open nand flash interface working group modules while the system is in a running state
822014037278312/18/14System and providing dynamic charge current based on maximum card power
832014037282812/18/14Systems and methods for hybrid layer data decoding
842014037283612/18/14Systems and methods for data processing control
852014036228912/11/14Method and increasing frame rate of an image stream using at least one higher frame rate image stream
862014036246312/11/14Timing error detector with diversity loop detector decision feedback
872014035921612/04/14Confirmed divert bitmap to synchronize raid firmware operations with fast-path hardware i/o processing
882014035926612/04/14Optimizing boot time of a storage system
892014035939412/04/14Apparatus for processing signals carrying modulation-encoded parity bits
902014034819711/27/14Semiconductor optical emitting device with lens structure formed in a cavity of a substrate of the device
912014034947511/27/14Moisture barrier for a wire bond
922014035148611/27/14Variable redundancy in a solid state drive
932014035167111/27/14Shift register-based layered low density parity check decoder
942014034078011/20/14Method and system for sliding-window based phase, gain, frequency and dc offset estimation for servo channel
952014034123111/20/14Lane-based multiplexing for physical links in serial attached small computer system interface architectures
962014034449211/20/14Methods and systems for reducing spurious interrupts in a data storage system
972014034461611/20/14Techniques for providing data redundancy after reducing memory writes
982014034496011/20/14Selective control of on-chip debug circuitry of embedded processors
992014033427811/13/14Systems and methods for energy based head contact detection
1002014033428011/13/14Systems and methods for characterizing head contact
1012014033428111/13/14Systems and methods for data processor marginalization based upon bit error rate
1022014033449111/13/14Prediction based methods for fast routing of ip flows using communication/network processors
1032014033754011/13/14Method and system for i/o flow management for pcie devices
1042014033758311/13/14Intelligent cache window management for storage systems
1052014033767611/13/14Systems and methods for processing data with microcontroller based retry features
1062014033100111/06/14Command barrier for a solid state drive controller
1072014033109611/06/14Cross-decoding for non-volatile storage
1082014033110811/06/14Systems and methods for detecting media flaws
1092014032511710/30/14Flash translation layer with lower write amplification
1102014032514410/30/14Protection information initialization
1112014032514510/30/14Cache rebuilds based on tracking data for cache entries
1122014032514610/30/14Creating and managing logical volumes from unused space in raid disk groups
1132014032530310/30/14Systems and methods for protected data encoding
1142014031237210/23/14Semiconductor optical emitting device with grooved substrate providing multiple angled light emission paths
1152014031247510/23/14Die reuse in electrical circuits
1162014031361010/23/14Systems and methods selective complexity data decoding
1172014031394610/23/14Non-linear interference cancellation for wireless transceivers
1182014031417610/23/14Non-linear modeling of a physical system using two-dimensional look-up table with bilinear interpolation
1192014031418110/23/14Non-linear modeling of a physical system using look-up table with polynomial interpolation
1202014031426510/23/14Headphones with rotatable speaker arranged within housing of earpiece assembly
1212014031675210/23/14Non-linear modeling of a physical system using direct optimization of look-up table values
1222014031716310/23/14Vector processor having instruction set with sliding window non-linear convolutional function
1232014031733410/23/14Storage of gate training parameters for devices utilizing random access memory
1242014031734610/23/14Redundant array of independent disks systems that utilize spans with different storage device counts for a logical volume
1252014031737610/23/14Digital processor having instruction set with complex angle function
1262014030734510/16/14Systems and methods for preventing adjacent track erasure
1272014030114310/09/14Techniques for controlling recycling of blocks of memory
1282014030446410/09/14Methods and systems for performing deduplication in a data storage system
1292014030456210/09/14Method for testing paths to pull-up and pull-down of input/output pads
1302014029229810/02/14Operational amplifier-based current-sensing circuit for dc-dc voltage converters and the like
1312014029812310/02/14Scan chain reconfiguration and repair
1322014029812910/02/14Generating partially sparse generator matrix for a quasi-cyclic low-density parity-check encoder
1332014029813110/02/14Priori information based post-processing in low-density parity-check code decoders
1342014029814810/02/14Trend-analysis scheme for reliably reading data values from memory
1352014028591809/25/14Systems and methods for quality based bit error rate prediction
1362014028610209/25/14Method of optimizing solid state drive soft retry voltages
1372014028614909/25/14Automatic on-drive sync-mark search and threshold adjustment
1382014028638509/25/14Systems and methods for multi-dimensional signal equalization
1392014028945009/25/14Dynamic log likelihood ratio quantization for solid state drive controllers
1402014028955009/25/14Integrated clock architecture for improved testing
1412014028958209/25/14Systems and methods for reduced constraint code data processing
1422014026633809/18/14Biased bang-bang phase detector for clock and data recovery
1432014026639509/18/14Ac coupling circuit with hybrid switches
1442014026649709/18/14Ac coupling circuit with hybrid switches and constant load
1452014026681509/18/14Lempel-ziv data compression with shortened hash chains based on repetitive patterns
1462014026682009/18/14Interleaved multipath digital power amplification
1472014026700409/18/14User adjustable gesture space
1482014026838909/18/14Systems and methods for enhanced sync mark mis-detection protection
1492014026839009/18/14Systems and methods for transition based equalization
1502014026839109/18/14Data sequence detection in band-limited channels using cooperative sequence equalization
1512014026839709/18/14Hardware support of servo format with two preamble fields
1522014026840009/18/14Systems and methods for loop feedback
1532014026840109/18/14Systems and methods for p-distance based priority data processing
1542014026904809/18/14Retention detection and/or channel tracking policy in a flash memory based storage system
1552014026905309/18/14Nonvolatile memory data recovery after power failure
1562014026988809/18/14Adaptive continuous time linear equalizer
1572014026997809/18/14Interleaved multipath digital power amplification
1582014028041709/18/14Linear phase fir biorthogonal wavelet filters with complementarity for image noise reduction
1592014028041809/18/14Numerical method: making the infinite, finite. a universal transform and system of force vector
1602014028042909/18/14Efficient hardware structure for sorting/adding multiple inputs assigned to different bins
1612014028105709/18/14Unified message-based communications
1622014028108309/18/14Enhanced queue management
1632014028110609/18/14Direct routing between address spaces through a nontransparent peripheral component interconnect express bridge
1642014028114309/18/14Reducing flash memory write amplification and latency
1652014028117109/18/14Lock-free communication storage request reordering
1662014028128109/18/14Host command based read disturb methodology
1672014028162709/18/14Device sleep partitioning and keys
1682014028168809/18/14Method and system of data recovery in a raid controller
1692014028170309/18/14Local repair signature handling for repairable memories
1702014028176709/18/14Recovery strategy that reduces errors misidentified as reliable
1712014028178709/18/14Min-sum based hybrid non-binary low density parity check decoder
1722014028181809/18/14Method for format savings in coherently written fragmented sectors
1732014028182209/18/14Method and generation of soft decision error correction code information
1742014028184109/18/14Systems and methods for sync mark mis-detection protection
1752014028314609/18/14Tamper sensor
1762014025320309/11/14Programmable clock spreading
1772014025322209/11/14Preventing electronic device counterfeits
1782014025322609/11/14Power integrity control through active current profile management
1792014025404109/11/14Servo marginalization
1802014025404309/11/14Sampling-phase acquisition based on channel-impulse-response estimation
1812014025459309/11/14Network processor having multicasting protocol
1822014025465509/11/14Adaptation of equalizer settings using error signals sampled at several different phases
1832014025473509/11/14Transmit reference signal cleanup within a synchronous network application
1842014025837509/11/14System and large object cache management in a network
1852014025856509/11/14Smart discovery model in a serial attached small computer system topology
1862014025857209/11/14Preemptive connection switching for serial attached small computer system interface systems
1872014025858709/11/14Self recovery in a solid state drive
1882014025859509/11/14System, method and computer-readable medium for dynamic cache sharing in a flash-based caching solution supporting virtual machines
1892014025859809/11/14Scalable storage devices
1902014025861009/11/14Raid cache memory system with volume windows
1912014025861309/11/14Volume change flags for incremental snapshots of stored data
1922014025862809/11/14System, method and computer-readable medium for managing a cache store to achieve improved cache ramp-up across system reboots
1932014025875509/11/14Storage device power failure infrastructure
1942014025875909/11/14System and de-queuing an active queue
1952014025876909/11/14Partial r-block recycling
1962014024751409/04/14Systems and methods for adc sample based inter-track interference compensation
1972014025024609/04/14Intelligent data buffering between interfaces
1982014025026309/04/14Techniques for reducing memory write operations using coalescing memory buffers and difference information
1992014025026909/04/14Declustered raid pool as backup for raid volumes
2002014025031509/04/14Storage system data hardening
2012014025033809/04/14Virtual function timeout for single root input/output virtualization controllers
2022014025035209/04/14Systems and methods for signal reduction based data processor marginalization
2032014024003308/28/14On-die programming of integrated circuit bond pads
2042014024046708/28/14Image processing elimination of depth artifacts
2052014024086408/28/14Storage device having degauss circuitry configured for generating degauss signal with asymmetric decay envelopes
2062014024087008/28/14Analog tunneling current sensors for use with disk drive storage devices
2072014024102808/28/14Two-bit read-only memory cell
2082014024105608/28/14Reduced complexity reliability computations for flash memories
2092014024106108/28/14Fast access with low leakage and low power technique for read only memory devices
2102014024106208/28/14Modular, scalable rigid flex memory module
2112014024147808/28/14Timing phase estimation for clock and data recovery
2122014024487508/28/14Priority based connection arbitration in a sas topology to facilitate quality of service (qos) in sas transport
2132014024490108/28/14Metadata management for a flash drive
2142014024490208/28/14Fast read in write-back cached memory
2152014024492608/28/14Dedicated memory structure for sector spreading interleaving
2162014024492808/28/14Method and system to provide data protection to raid 0/ or degraded redundant virtual disk
2172014024493608/28/14Maintaining cache coherency between storage controllers
2182014024508608/28/14Test signal generator for low-density parity-check decoder
2192014024509308/28/14Master boot record protection in a solid state drive
2202014024530008/28/14Dynamically balanced credit for virtual functions in single root input/output virtualization
2212014024540808/28/14Biometric approach to track credentials of anonymous user of a mobile device
2222014023312808/21/14Systems and methods for burst demodulation
2232014023312908/21/14Noise predictive filter adaptation for inter-track interference cancellation
2242014023313008/21/14Systems and methods for determining noise components in a signal set
2252014023330208/21/14Write-tracking circuitry for memory devices
2262014023332208/21/14Adaptive architecture in a channel detector for nand flash channels
2272014023356708/21/14High speed network bridging
2282014023361908/21/14Pattern-based loss of signal detector
2292014023366808/21/14Code forwarding and clock generation for transmitter repeaters
2302014023716208/21/14Non-volatile memory channel control using a general purpose programmable processor in combination with a low level programmable sequencer
2312014023716308/21/14Reducing writes to solid state drive cache memories of storage controllers
2322014023716608/21/14Higher-level redundancy information computation
2332014023719308/21/14Cache window management
2342014023731308/21/14Systems and methods for trapping set disruption
2352014023731408/21/14Systems and methods for skip layer data decoding
2362014023732908/21/14Ratio-adjustable sync mark detection system
2372014022566908/14/14Extended variable gain amplification bandwidth with high-frequency boost
2382014022622908/14/14Systems and methods for shared layer data decoding
2392014022623308/14/14Storage device with reflection compensation circuitry
2402014022623408/14/14System and providing controllable steady state current waveshaping in a hard disk drive (hdd) preamplifier
2412014022685408/14/14Three-dimensional region of interest tracking based on key frame matching
2422014022689508/14/14Feature point based robust three-dimensional rigid body registration
2432014022796908/14/14Indium tin oxide loop antenna for near field communication
2442014022807308/14/14Automatic presentation of an image from a camera responsive to detection of a particular type of movement of a user device
2452014022965108/14/14Managing arbitration in mixed link rate wide ports
2462014022965208/14/14Methods and structure for fast context switching among a plurality of expanders in a serial attached scsi domain
2472014022965808/14/14Cache load balancing in storage controllers
2482014022967008/14/14Cache coherency and synchronization support in expanders in a raid topology with multiple initiators
2492014022967608/14/14Rebuild of redundant secondary storage cache



ARCHIVE: New 2015 2014 2013 2012 2011 2010 2009



###

This listing is an abstract for educational and research purposes is only meant as a recent sample of applications filed, not a comprehensive history. Freshpatents.com is not affiliated or associated with Lsi Corporation in any way and there may be associated servicemarks. This data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Lsi Corporation with additional patents listed. Browse our Agent directory for other possible listings. Page by FreshPatents.com

###

     SHARE