Sk Hynix Memory Solutions Inc patents

Data mapping scheme for generalized product codes

Memory systems and operating methods thereof comprise a memory storage and an error control coding (ecc) unit. The memory storage stores data which is split into a plurality of data chunks. ... Sk Hynix Memory Solutions Inc

Media quality aware ecc decoding method selection to reduce data access latency

A memory system and operating method thereof includes a semiconductor memory device, and a memory controller controlling actions of the memory device. The memory controller contains a processor executing instruction and programs stored in the memory controller, a memory characterizer characterizing the memory system, and generating an index decision table, an in-flight assessor assessing read command, and predicting a proposed error recovery action in accordance with the index decision table, and a selective decoder executing the proposed error recovery action.. ... Sk Hynix Memory Solutions Inc

Bit-flipping ldpc decoding algorithm with hard channel information

Memory systems may include a memory storage, and an error correcting code (ecc) unit suitable for determining a number of unsatisfied check nodes of a channel output in a decoding iteration of a decoding process, updating a flipping indicator of a variable node, comparing the flipping indicator of the variable node with a flipping threshold associated with the decoding process, flipping a bit of the variable node when the flipping indicator is greater than the flipping threshold, and ending the decoding process when decoding is determined to be successful or a maximal iteration number is reached.. . ... Sk Hynix Memory Solutions Inc

Semiconductor memory system and operating method thereof

A semiconductor memory system and an operating method thereof includes: a one-time-programmable memory device storing at least a customer identification (id) identifying a customer; a memory device; and a memory controller including a processor, and coupled to the memory device, containing instructions executed by the processor, and suitable for authenticating whether a program is authorized by a controller provider for the customer in a first-level signature authentication, in accordance with a customer image format, authenticating whether the program is authorized by the customer in a second-level signature authentication, in accordance with a program image format, after the first-level signature authentication is passed, when the customer image indicates the second-level signature authentication, wherein the program image format is different than the customer image format, storing the program into the memory device after the first-level signature authentication and second-level signature authentication are passed, and executing the program after the program is authenticated.. . ... Sk Hynix Memory Solutions Inc

Cyclically interleaved xor array for error recovery

Memory systems may include a memory storage including at least a first stripe and a second stripe, the first stripe including data pages corresponding to the first stripe and a first parity page suitable for storing a first xor parity, and the second stripe including data pages corresponding to the second stripe and a second parity page suitable for storing a second xor parity, the data pages and parity pages being stored over a plurality of memory dies, wherein each memory die includes a number of planes; and a controller suitable for cyclically interleaving the data pages corresponding to the first stripe and the data pages corresponding to the second stripe.. . ... Sk Hynix Memory Solutions Inc

Memory system with file level secure erase and operating method thereof

An apparatus of a memory system and an operating method thereof include: a plurality of memory devices, wherein each of the plurality of memory devices includes a plurality of blocks, each of the plurality of blocks has multiple pages corresponding to multiple wordlines, respectively; and a memory controller coupled with the plurality of memory devices, wherein the memory controller is configured to determine an overhead of an erase block where a deleted file resides therein, perform file level secure erase operation on the erase block in accordance with at least the overhead, and mark target pages corresponding to the deleted file as “trimmed” in a logic block address (lba) table.. . ... Sk Hynix Memory Solutions Inc

Memory system of 3d nand flash and operating method thereof

An apparatus of a memory system and an operating method thereof include: memory blocks, each of the memory blocks includes strings, each of the stings has flash cells and select gates thereon, wherein the select gates of each of the strings with a same index number in each of the memory blocks are connected with each other, in each of the memory blocks, the strings are divided into groups, each of the groups includes at least one string, and each of the groups has own read counts management thereof.. . ... Sk Hynix Memory Solutions Inc

Page health prediction using product codes decoder in nand flash storage

An apparatus of a memory system and an operating method thereof includes: a plurality of memory devices; and a controller including a decoder and a ber predictor, coupled with the plurality of memory devices, configured to perform a decoding iteration includes to conduct nand read and generate nand data; decode in accordance with the nand data and generate decoder information by the decoder; predict a ber in accordance with at least the decode information by the ber predictor; and evaluate the predicted ber and generate evaluation result by the ber predictor.. . ... Sk Hynix Memory Solutions Inc

Memory system with read threshold estimation and operating method thereof

An apparatus of a memory system and an operating method thereof includes a plurality of memory devices; and a controller coupled to the plurality of memory devices, wherein the controller is configured to perform a symmetric ovs read with at least an initial read threshold, and create a symmetric read result; perform an asymmetric ovs read with at least the initial read threshold, and create an asymmetric read result; adjust the initial read threshold according to at least the symmetric read result and asymmetric read result, and create an optimal read threshold; and execute data recovery process with the optimal read threshold.. . ... Sk Hynix Memory Solutions Inc

Memory system of optimal read reference voltage and operating method thereof

An apparatus of a memory system and an operating method thereof includes a plurality of memory devices; and a controller coupled with the plurality of memory devices, configured to determine a range of read reference voltages having a plurality of read reference voltages, the read reference voltages achieving a minimal rber; calculate an optimal read reference voltage in accordance with at least the range of read reference voltages; achieve a rber in accordance with at least the optimal read reference voltage; and execute error correction process with at least the optimal read reference voltage.. . ... Sk Hynix Memory Solutions Inc

Automated testing system and operating method thereof

A system and an operating method thereof include at least a system under test (sut) having collection of flash storages including hardware of array of flash storages, collection of partitions including logical volumes, a kernel subsystem including operating system, and an application layer including services, applications, systems, or a combination thereof; test drivers configured to drive tests, wherein the tests are configured for testing the sut, test fixtures configured to generate test data sets corresponding to the test drivers, observers configured to track test results of test cases created in accordance with the test drivers and the test data sets, wherein the test results include metrics, and archives configured to store historical data of the test cases.. . ... Sk Hynix Memory Solutions Inc

Memory system and method for accelerating boot time

A memory system includes a plurality of memory channels, each of the plurality of memory channels includes a plurality of memory dies and a die processor, each of the plurality of memory dies includes a plurality of memory blocks; and a memory controller including a monarch processor, coupled to the plurality of memory channels, wherein the die processor on each of the plurality of memory channels is configured in parallel to process to find last written data within at least a predetermined block of the plurality of memory dies; and provide information regarding the last written data to the monarch processor, the monarch processor determines which boot record to be used to identify firmware images based on the information.. . ... Sk Hynix Memory Solutions Inc

System of multiple configurations and operating method thereof

A system and an operating method thereof include a system on chip (soc) flash controller having at least one soc channel; at least one memory device coupled with the at least one soc channel; a printed circuit board (pcb), wherein the soc flash controller and the at least one memory device are mounted thereon; a flash address translation (ftl) address translator automatically managing the at least one memory device in accordance with a pcb board configuration file of the pcb board and a drive configuration file of the at least one memory device; and a fuse storing an open data plane (odp) fuse setting generated in accordance with at least in part with data of the pcb board configuration file and the drive configuration file.. . ... Sk Hynix Memory Solutions Inc

Memory system having optimal threshold voltage and operating method thereof

A semiconductor memory system and an operating method thereof include a memory device; and a memory controller including a sequence generator, a sequence analyzer, and a processor coupled to the memory device and containing instructions executed by the processor, and configured to generate a sequence by the sequence generator, wherein the sequence comprises a sequence of digital data, write the sequence associated with a user data to the memory device, read out a read data including the sequence and the associated user data, analyze the sequence to understand characters of the read data and create analysis result by the sequence analyzer, identify an optimal threshold voltage in accordance with the analysis result, and provide the optimal threshold voltage to an ecc engine.. . ... Sk Hynix Memory Solutions Inc