new TOP 200 Companies filing patents this week

new Companies with the Most Patent Filings (2010+)





Similar
Filing Names

Soitec
Soitec Solar Gmbh
Soitec_20131212
  

Soitec patents

Recent patent applications related to Soitec. Soitec is listed as an Agent/Assignee. Note: Soitec may have other listings under different names/spellings. We're not affiliated with Soitec, we're just tracking patents.

ARCHIVE: New 2016 2015 2014 2013 2012 2011 2010 2009 | Company Directory "S" | Soitec-related inventors




Date Soitec patents (updated weekly) - BOOKMARK this page
03/23/17 new patent  Structure for radiofrequency applications and process for manufacturing such a structure
03/02/17Method for dissolving a silicon dioxide layer
02/09/17Method of manufacturing structures of leds or solar cells
12/22/16Method for separating at least two substrates along a selected interface
12/22/16Process for manufacturing a plurality of structures
12/22/16Method for producing a composite structure
12/22/16Method for manufacturing a high-resistivity semiconductor-on-insulator substrate
12/08/16Method of mechanical separation for a double layer transfer
12/01/16Method for transferring a layer from a single-crystal substrate
11/17/16Calibration heat treatment units
10/06/16Process for fabricating a structure having a buried dielectric layer of uniform thickness
10/06/16Advanced solid electrolyte and fabrication
09/29/16Method for reducing the metal contamination on a surface of a substrate
09/22/16Semiconductor structures having active regions comprising ingan and methods of forming such semiconductor structures
09/15/16Method for fabricating semiconductor structures including fin structures with different strain states, and related semiconductor structures
08/11/16Method for transferring a useful layer
07/07/16Method for locating devices
06/30/16Process, stack and assembly for separating a structure from a substrate by electromagnetic radiation
06/09/16Layer transferring process
06/02/16Assembly process of two substrates
05/26/16Deposition systems having access gates at desirable locations, and related methods
05/26/16Method for transferring a layer of circuits
05/19/16Process for transferring layers
05/05/16Semiconductor structures having active regions including indium gallium nitride, methods of forming such semiconductor structures, and related light emitting devices
03/24/16Memory device with dynamically operated reference circuits
03/24/16Method for fabricating semiconductor layers including transistor channels having different strain states, and related semiconductor layers
03/24/16Method for fabricating semiconductor structures including transistor channels having different strain states, and related semiconductor structures
03/24/16Method for fabricating semiconductor structures including fin structures with different strain states, and related semiconductor structures
03/03/16Advanced thermally compensated surface acoustic wave device and fabrication
02/25/16Method for dissolving a silicon dioxide layer
02/25/16Process for treating a substrate using a luminous flux of determined wavelength, and corresponding substrate
02/25/16Advanced cpv solar cell assembly process
02/11/16Process for manufacturing a composite structure
02/11/16Multiple transfer assembly process
01/21/16Finfet with back-gate
01/07/16Process for treating a structure
01/07/16Photoactive devices having low bandgap active layers configured for improved efficiency and related methods
12/31/15Semiconductor structures including bonding layers, multi-junction photovoltaic cells and related methods
12/17/15Method for trasferring a layer
12/10/15Back gate in select transistor for edram
12/03/15Method for molecular adhesion bonding with compensation for radial misalignment
11/26/15Semiconductor devices including substrate layers and overlying semiconductor layers having closely matching coefficients of thermal expansion, and related methods
11/19/15Semiconductor structures having active regions comprising ingan, methods of forming such semiconductor structures, and light emitting devices formed from such semiconductor structures
11/12/15Method for fabricating a semiconductor device including fin relaxation, and related structures
10/29/15Process for fabricating a semiconductor-on-insulator substrate
10/22/15Method for measuring thickness variations in a layer of a multilayer semiconductor structure
10/22/15Method for transferring a useful layer
10/22/15Method for fabricating a structure
10/15/15Deposition systems having interchangeable gas injectors and related methods
10/01/15Reference circuit to compensate for pvt variations in single-ended amplifiers
10/01/15Method for bonding semiconductor wafers using a molecular bonding apparatus
09/17/15Charge pump circuit comprising multiple - gate transistors and operating the same
09/10/15Methods of forming iii-v semiconductor structures using multiple substrates, and semiconductor devices fabricated using such methods
09/03/15Method for modifying an initail stress state of an active layer to a final stress state
08/27/15Pseudo-substrate with improved efficiency of usage of single crystal material
08/27/15Method of detaching a layer
08/20/15Device for separating two substrates
08/20/15Method for bonding by means of molecular adhesion
08/13/15Bonded processed semiconductor structures and carriers
08/06/15Method for separating at least two substrates along a selected interface
08/06/15Method for reducing surface roughness while producing a high quality useful layer
07/30/15Methods of forming semiconductor structures including mems devices and integrated circuits on common sides of substrates, and related structures and devices
07/30/15Support device for a plurality of wafers for a vertical oven
07/30/15Processing for fabrication of a structure with a view to a subsequent sepration
07/30/15Soi finfet with reduced fin width dependence
Patent Packs
07/09/15Methods of forming semiconductor structures including mems devices and integrated circuits on opposing sides of substrates, and related structures and devices
07/02/15Process for transferring a layer
06/25/15Methods for fabrication of semiconductor structures using laser lift-off process, and related semiconductor structures
06/25/15Method for producing composite structure with metal/metal bonding
06/25/15Semiconductor structures including fluidic microchannels for cooling and related methods
06/18/15Gas injection components for deposition systems and related methods
06/18/15Method and device for testing semiconductor subtrates for radiofrequency application
06/18/15Antifuse
06/18/15Method for manufacturing a semiconductor on insulator structure having low electrical losses
06/04/15Method of collective manufacture of leds and structure for collective manufacture of leds
05/28/15Methods of forming semiconductor structures including iii-v semiconductor material using substrates comprising molybdenum, and structures formed by such methods
05/28/15Complementary fet injection for a floating body cell
05/14/15Deposition systems having deposition chambers configured for in-situ metrology with radiation deflection and related methods
05/14/15Process for fabricating a heterostructure limiting the formation of defects
05/07/15Manufacture of multijunction solar cell devices
Patent Packs
04/30/15Method of manufacturing structures of leds or solar cells
04/30/15Process for treating a semiconductor-on-insulator structure for improving thickness uniformity of the semiconductor layer
04/09/15Gas injection components for deposition systems, deposition systems including such components, and related methods
03/26/15Manufacture of multijunction solar cell devices
03/05/15Manufacture of multijunction solar cell devices
02/26/15Systems and methods for molecular bonding of substrates
02/19/15Method of implantation for fragilization of substrates
02/12/15Eprom cell
02/05/15Look-up table architecture
01/29/15Manufacture of multijunction solar cell devices
01/29/15Multiplexer, look-up table and fpga
01/29/15Process for thinning the active silicon layer of a substrate of "silicon on insulator" (soi) type
01/22/15Look-up table
01/15/15Method of testing a semiconductor on insulator structure and application of said test to the fabrication of such a structure
01/15/15Method for fabricating a semiconductor device
01/01/15Structured substrate for leds with high light extraction
12/25/14Method for fabricating a substrate and semiconductor structure
12/25/14Circuit and sensing a difference in voltage on a pair of dual signal lines, in particular through equalize transistor
12/18/14Methods of forming three-dimensionally integrated semiconductor systems including photoactive devices and semiconductor-on-insulator substrates
12/18/14Method for fabricating a semiconductor device
11/20/14Method for fabricating a composite structure to be separated by exfoliation
11/06/14Method for separating a layer from a composite structure
10/30/14Sense amplifier with dual gate precharge and decode transistors
09/25/14Semiconductor on insulator structure with improved electrical characteristics
09/18/14Semiconductor structures having active regions comprising ingan, methods of forming such semiconductor structures, and light emitting devices formed from such semiconductor structures
09/18/14Semiconductor structures having active regions comprising ingan, methods of forming such semiconductor structures, and light emitting devices formed from such semiconductor structures
09/18/14Semiconductor structures having active regions comprising ingan, methods of forming such semiconductor structures, and light emitting devices formed from such semiconductor structures
08/14/14Substrate having a charged zone in an insulating buried layer
08/14/14Pseudo-inverter circuit with multiple independent gate transistors
08/07/14Semiconductor structures including stacks of indium gallium nitride layers
Social Network Patent Pack
08/07/14Template layers for heteroepitaxial deposition of iii nitride semiconductor materials using hvpe processes
07/03/14Method for transferring a layer of a semiconductor and substrate comprising a confinement structure
06/12/14Method and device for fabricating a layer in semiconductor material
05/29/14Active cooling for a concentrated photovoltaic cell
05/22/14Strain relaxation using metal materials and related structures
03/27/14Manufacturing a semiconductor on insulator type substrate for radiofrequency applications
03/20/14Modular electrical energy production device
03/06/14Method for molecular adhesion bonding at low pressure
02/13/14Abatement of reaction gases from gallium nitride deposition
02/06/14Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure
Patent Packs
01/30/14Quantum well thermoelectric component for use in a thermoelectric device
01/30/14Process to dissolve the oxide layer in the peripheral ring of a structure of semiconductor-on-insulator type
01/16/14Method of fabricating a composite structure with a stable bonding layer of oxide
01/16/14Substrate having a charged zone in an insulating buried layer
01/02/14Semiconductor structures including fluidic microchannels for cooling and related methods
01/02/14Interposers including fluidic microchannels and related structures and methods
12/12/13Temperature-controlled purge gate valve for chemical vapor deposition chamber
12/05/13Process of treating defects during the bonding of wafers
11/21/13Method for molecular bonding of silicon and glass substrates
11/14/13A high temperature layer transfer
11/07/13Electronic device for radiofrequency or power applications and process for manufacturing such a device
09/19/13Methods of forming bulk iii-nitride materials on metal-nitride growth template layers, and structures formed by such methods
09/12/13Methods of forming semiconductor structures including iii-v semiconductor material using substrates comprising molybdenum, and structures formed by such methods
09/12/13Methods for forming group iii-nitride materials and structures formed by such methods
08/29/13Metallic carrier for layer transfer and methods for forming the same
08/22/13Methods for fabrication of semiconductor structures including interposers with conductive vias, and related structures and devices
08/22/13Methods of providing thin layers of crystalline semiconductor material, and related structures and devices
08/15/13Process for fabricating a silicon-on-insulator structure
08/15/13Method for molecular adhesion bonding with compensation for radial misalignment
08/08/13Gas injectors for chemical vapour deposition (cvd) systems and cvd systems with the same
07/18/13Methods of fabricating dilute nitride semiconductor materials for use in photoactive devices and related structures
07/11/13Low temperature layer transfer process using donor structure with material in recesses in transfer layer, semiconductor structures fabricated using such methods
06/27/13Methods of growing iii-v semiconductor materials, and related systems
06/27/13Processes and systems for reducing undesired deposits within a reaction chamber associated with a semiconductor deposition system
06/27/13Methods of fabricating semiconductor structures using thermal spray processes, and semiconductor structures fabricated using such methods
06/27/13Semiconductor devices including substrate layers and overlying semiconductor layers having closely matching coefficients of thermal expansion, and related methods
06/27/13Methods of forming dilute nitride materials for use in photoactive devices and related structures
06/20/13Process for treating a substrate using a luminous flux of determined wafelength, and corresponding substrate
06/06/13Process for bonding two substrates
05/30/13Method for fabricating a locally passivated germanium-on-insulator substrate
Patent Packs
05/30/13Thermalization of gaseous precursors in cvd reactors
05/23/13Iii-v semiconductor structures and methods for forming the same
05/02/13Gallium trichloride injection scheme
05/02/13Method for molecular adhesion bonding at low pressure
04/25/13Nano-sense amplifier
03/28/13Methods of transferring layers of material in 3d integration processes and related structures and devices
03/21/13Method for reducing irregularities at the surface of a layer transferred from a source substrate to a glass-based support substrate
03/21/13Method for preparing a substrate by implantation and irradiation
03/07/13Semiconductor device having an ingan layer
02/28/13Direct liquid injection for halide vapor phase epitaxy systems and methods
02/28/13Deposition systems including a precursor gas furnace within a reaction chamber, and related methods
02/28/13Deposition methods for the formation of iii/v semiconductor materials, and related structures
02/28/13Deposition systems having reaction chambers configured for in-situ metrology and related methods
02/28/13Deposition systems having access gates at desirable locations, and related methods
02/28/13System and assessing inhomogeneous deformations in multilayer plates
02/21/13Bonded semiconductor structures including two or more processed semiconductor structures carried by a common substrate
02/21/13Method for measuring defects in a silicon substrate
02/21/13Method of eliminating fragments of material present on the surface of a multilayer structure
02/07/13Apparatus for manufacturing semiconductor devices
01/31/13Process for manufacturing a semiconductor structure comprising a functionalized layer on a support substrate
Social Network Patent Pack
01/31/13Method for curing defects in a semiconductor layer
01/31/13Method for transferring a monocrystalline semiconductor layer onto a support substrate
01/17/13Bonded semiconductor structures and forming same
01/10/13Structure for microelectronics and microsystem and manufacturing process
01/03/13Method for finishing a substrate of the semiconductor-on-insulator type
12/27/12Process for fabricating a semiconductor structure employing a temporary bond
12/20/12Voltage matched multijunction solar cell
12/20/12Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure
12/20/12Semiconductor structures, devices and engineered substrates including layers of semiconductor material having reduced lattice strain
12/20/12Method for bonding two substrates
12/13/12Bonded semiconductor structures and methods of forming same
11/29/12Substrate-splitting device with detection of obstacles
11/22/12Methods and structures for forming integrated semiconductor structures
11/08/12Methods for improving the quality of structures comprising semiconductor materials
11/08/12Method for manufacturing a semiconductor substrate
11/01/12Differential sense amplifier without switch transistors
11/01/12Differential sense amplifier without dedicated pass-gate transistors
11/01/12Differential sense amplifier without dedicated precharge transistors
10/11/12Process for recycling a substrate
10/04/12Pseudo-inverter circuit on seoi
Social Network Patent Pack
09/27/12Heterostructure for electronic power components, optoelectronic or photovoltaic components
09/27/12Process for the realization of islands of at least partially relaxed strained material
09/27/12Method of manufacturing a base substrate for a semi-conductor on insulator type substrate
09/13/12Method for forming a ge on iii/v-on-insulator structure
09/13/12Wafer with intrinsic semiconductor layer
09/06/12Method for controlling the distribution of stresses in a semiconductor-on-insulator type structure and corresponding structure
09/06/12Deposition methods for the formation of iii/v semiconductor materials, and related structures
08/23/12Relaxation of strained layers
08/09/12Semiconductor structure with smoothed surface and process for obtaining such a structure
06/28/12Method of bonding by molecular bonding
06/28/12Transfer of high temperature wafers
05/31/12Composite substrate with crystalline seed layer and carrier layer with a coincident cleavage plane
05/17/12Systems for forming semiconductor materials by atomic layer deposition
05/10/12Semiconductor structures and devices including semiconductor material on a non-glassy bonding layer
04/26/12Heterostructures comprising crystalline strain relaxation layers
04/26/12Processes for fabricating heterostructures
04/26/12Methods of fabricating semiconductor structures and devices with strained semiconductor material
04/12/12Methods of fabricating semiconductor structures and devices using quantum dot structures and related structures
12/12/13Temperature-controlled purge gate valve for chemical vapor deposition chamber
12/15/16Device for testing a concentrated photovoltaic module
12/01/16Device and testing a concentrated photovoltaic module
11/24/16Method for testing a concentrated photovoltaic module
02/18/16High accuracy module assembly process
01/21/16Solar tracker assembly
01/07/16Device to regulate the relative humidity level in a cpv module
11/26/15Control of solar tracker device
10/22/15Guide system for solar panels
08/13/15Concentrator fresnel lens with varying draft angle
03/05/15Photovoltaic module with adjustable height concentrator
01/23/14Solar cell arrays for concentrator photovoltaic modules
Social Network Patent Pack
11/29/12Solar cell assembly i
11/15/12Solar cell assembly ii







ARCHIVE: New 2016 2015 2014 2013 2012 2011 2010 2009



###

This listing is an abstract for educational and research purposes is only meant as a recent sample of applications filed, not a comprehensive history. Freshpatents.com is not affiliated or associated with Soitec in any way and there may be associated servicemarks. This data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Soitec with additional patents listed. Browse our Agent directory for other possible listings. Page by FreshPatents.com

###




';