Real Time Touch



new TOP 200 Companies filing patents this week

new Companies with the Most Patent Filings (2010+)




Real Time Touch

Hgst Inc patents


Recent patent applications related to Hgst Inc. Hgst Inc is listed as an Agent/Assignee. Note: Hgst Inc may have other listings under different names/spellings. We're not affiliated with Hgst Inc, we're just tracking patents.

ARCHIVE: New 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 | Company Directory "H" | Hgst Inc-related inventors


Soft information module

A soft information module is coupled between one or more flash memory devices and a decoder. The soft information module receives a putative value of one or more memory cells of the one or more flash memory devices based on a read of the one or more memory cells at an initial read level, and one or more respective indicators of whether the putative value was read at one or more respective different read levels offset from the initial read level, and receives a page indicator for the read. ... Hgst Inc

Distributed computing system configuration

A single-geo system includes a network configuration generator and a first computing system rack, or a multi-geo system includes a network configuration generator, a first computing system rack, and a second computing system rack are described. The system receives network information for a first plurality of nodes and a second plurality of nodes, and generates a system-wide network configuration file including network configuration information for the first plurality of nodes and the second plurality of nodes. ... Hgst Inc

Incremental error detection and correction for memories

A device and method for incrementally updating the error detecting and correcting bits for an error corrected block of data in a cross point memory array is disclosed. When an error corrected block of data is modified, only the modified data bits and the incrementally updated error detecting and correcting bits are changed in the cross point memory device for improved performant and reduced impact to device endurance.. ... Hgst Inc

Position-aware primary command queue management

The examples described herein discuss various systems, software, devices, and methods for managing a primary command queue by ordering and/or reordering and distributing incoming commands based, at least in part, on positional information of one or more components of data storage devices. More specifically, in some embodiments, the examples discussed herein describe ordering and distributing incoming commands from a primary command queue in a position-aware manner that takes into account disk rotation (e.g., rotational position) and/or actuator head location for the various data storage devices of a data storage system enclosure. ... Hgst Inc

Error detecting code with partial update

An approach for generating updated error detecting code for a partial update of data is disclosed. The techniques include receiving data representing a change to a portion of a data object, the data object having a first error detecting code, and the portion of the data object having an offset from the beginning of the data object; generating a combination term by combining the data and the portion of the data object; and computing a second error detecting code based on the combination term. ... Hgst Inc

Magnetoresistive random access memory (mram) with an interconnect that generates a spin current and a magnetic field effect

An mram cell having an mtj stack with a free layer and an interconnect configured to generate a spin current and a magnetic field effect that is used to affect the magnetic moment of the free layer. The interconnect may comprise a spin hall lead. ... Hgst Inc

Write bandwidth enhancement scheme in phase change memory

In an aspect of the disclosure, a method and an apparatus are provided. The apparatus may be a phase change memory (pcm). ... Hgst Inc

Self-ordering buffer

Systems and methods for generating a self-ordering buffer are described. An example method includes generating a plurality of nodes forming a linked list, each node in the linked list having a directional pointer referencing a subsequent element in the linked list and a data pointer referencing a corresponding memory block from a plurality of memory blocks; generating a head pointer, the head pointer referencing a beginning node in the linked list; generating a tail pointer, the tail pointer referencing an end node in the linked list; generating a next pointer, the next pointer referencing a next node of the linked list; generating a free pointer, the free pointer referencing a free node of the linked list; and wherein the plurality of nodes forming the linked list, the corresponding memory blocks, the head pointer, the tail pointer, the next pointer, and the free pointer form a buffer.. ... Hgst Inc

High availability state machine and recovery

Embodiments of the present invention provide systems and methods for recovering a high availability storage system. The storage system includes a first layer and a second layer, each layer including a controller board, a router board, and storage elements. ... Hgst Inc

Perpendicular magnetic recording media having an extremely low hk layer

A magnetic media for magnetic data recording having reduced signal noise. The magnetic media includes a magnetic recording layer that has first, second and third portions. ... Hgst Inc

Thermal management of selector

A non-volatile memory device that limits the temperature excursion of a selector during operation to enhance the cycling life of the non-volatile memory device. A selector, in line with a memory element, may be degraded with repeated temperature excursions as current passes through a stack during the read/write process. ... Hgst Inc

Storage anomaly detection

The technology described in this document is, among other things, capable of efficiently monitoring storage device signal data for anomalies. In an example method, signal data for a plurality of non-transitory storage devices is collected. ... Hgst Inc

Bit-level indirection defragmentation

In general, techniques are described for logical defragmenting of a storage device. A controller of a storage device groups sequential logical block addresses of a logical span into a plurality of groups. ... Hgst Inc

Multi-stream journaled replay

A method of indirection replay for a flash storage system includes writing data, in a host stream, to blocksets of the flash storage system. The host blocksets are assigned a major sequence number incremented from the most recently closed host blockset. ... Hgst Inc

01/25/18 / #20180025782

Systems and methods for programming data to storage devices

Receiving one or more first write commands to write a first set of data to a storage device. The first set of data is programmed in a plurality of memory cells in the storage device using a first plurality of program levels available in the plurality of memory cells. ... Hgst Inc

01/25/18 / #20180024753

Internally preconditioning solid state drives for various workloads

Systems and methods for internally preconditioning ssds for various workloads are disclosed. One such method involves (1) receiving preconditioning parameters including an invalidity distribution across ribbons, a transfer size of workloads, and a randomness of workloads, (2) generating workload data including a percentage of random data and a percentage of non-random data, where the percentages are based on the randomness of workloads parameter, (3) determining preselected physical block addresses (pbas) of a ribbon using the invalidity distribution parameter, (4) writing a portion of the workload data to each of the preselected pbas of the ribbon using a preselected transfer size until the ribbon is full, where the transfer size is based on the transfer size of workloads parameter, (5) marking all pbas of the ribbon that were not preselected using the invalidity distribution parameter as being invalid, and (6) repeating (2) to (5) until a preselected end condition is met.. ... Hgst Inc

01/18/18 / #20180018100

Compression of indirection tables

In general, techniques are described for compressing an indirection table. A device comprising a processor and a memory may be configured to perform the techniques. ... Hgst Inc

01/11/18 / #20180012627

Managing far and near track erasure by dynamic control of a write current parameter of a magnetic disk drive

A method may include causing a write head of a magnetic data storage drive to write a first portion of data to a magnetic data storage device of the magnetic data storage drive based at least in part on a first value of at least one parameter of a write current. The method may include updating a value of a write counter and determining whether the value of the write counter is greater than or equal to a threshold write count. ... Hgst Inc

01/04/18 / #20180005651

Microwave assisted magnetic recording head having spin torque oscillator frequency detection

A magnetic write head having a spin torque oscillator with a magnetic field sensor for accurately determining magnetic field oscillation frequency. The spin torque oscillator has one or more tunnel junction (tmr) sensors formed at the side of the spin torque oscillator. ... Hgst Inc

01/04/18 / #20180005649

Surface treatment of magnetic recording heads for improving the robustness thereof

In one embodiment, a method includes forming a structure having a first region including a ceramic material, a second region including a plurality of particles disposed in a ceramic matrix material, and a magnetic head assembly disposed in the first region. The method also includes directing a first ion beam at a side of the first and second regions of the structure, the first ion beam including an oxidizing species to oxidize one or more portions of the particles located near the side of the second region, where the one or more oxidized portions of the particles protrude from the side of the ceramic matrix material of the second region. ... Hgst Inc

01/04/18 / #20180004656

Efficient management of paged translation maps in memory and flash

A system comprising a processor and a memory storing instructions that, when executed, cause the system to receive a request to select translation table entries to store in a storage device, determine a plurality of translation table entries associated with a dump unit, allocate the plurality of translation table entries into a first group of translation table entries associated with a first node and a second group of translation table entries associated with a second node, the first group of translation table entries being frequently accessed and the second group of translation table entries being rarely accessed. Determine a first status associated with a first recent access bit for a first translation table entry, the first translation table entry being included in the first group of translation table entries, and add the first translation table entry to the second group of translation table entries.. ... Hgst Inc

01/04/18 / #20180004652

Translation lookup and garbage collection optimizations on storage system with paged translation table

A system comprising a processor and a memory storing instructions that, when executed, cause the system to receive a request for garbage collection, identify a range of physical blocks in a storage device, query a bitmap, the bitmap having a bit for each physical block in the range of physical blocks, determine a status associated with a first bit from the bitmap, in response to determining the status associated with the first bit is a first state, add a first physical block associated with the first bit to a list of physical blocks for relocation, and relocate the list of physical blocks.. . ... Hgst Inc

01/04/18 / #20180004651

Checkpoint based technique for bootstrapping forward map under constrained memory for flash devices

A system comprising a processor and a memory storing instructions that, when executed, cause the system to determine a first value of a first checkpoint associated with a first snapshot, receive a second value of a second checkpoint associated with a translation table entry from an additional source, determine whether the second value of the second checkpoint is after the first value of the first checkpoint, in response to determining that the second value of the second checkpoint is after the first value of the first checkpoint, retrieve the translation table entry associated with the second checkpoint from the additional source, and reconstruct the translation table using the translation table entry associated with the second checkpoint.. . ... Hgst Inc

01/04/18 / #20180004650

Unified paging scheme for dense and sparse translation tables on flash storage systems

A system comprising a processor and a memory storing instructions that, when executed, cause the system to receive a first translation table entry for a logical block, map the first translation table entry to a first dump unit, the first dump unit included in an array of dump units, identify a second translation table entry for the logical block in the first dump unit, the second translation table entry also being stored in a storage device, and generate a linked list in the storage device from the second translation table entry associated with the first dump unit, the linked list identifying previous translation table entries associated with the logical block.. . ... Hgst Inc

01/04/18 / #20180004437

Incremental snapshot based technique on paged translation systems

A system comprising a processor and a memory storing instructions that, when executed, cause the system to identify a plurality of dump units associated with a translation table in a storage device, determine a plurality of snapshot markers associated with the plurality of dump units, calculate a first value of a first snapshot marker from the plurality of snapshot markers in the storage device, identify a second snapshot marker from an additional source, the second snapshot marker having a second value satisfying the first value, retrieve a dump unit associated with the second snapshot marker from the additional source, and reconstruct the translation table using the dump unit.. . ... Hgst Inc

01/04/18 / #20180004260

Thermal aware workload scheduling

Systems, software, devices, and methods of distributing a workload among available data storage devices in a thermal aware manner are described herein. More specifically, the examples herein discuss distributing the workload among the available data storage devices in a thermal aware manner that optimizes collective iops of the data storage devices in an enclosure. ... Hgst Inc

12/28/17 / #20170374766

Stackable sleds for storing electronic devices

Described herein is a first system that includes sleds each having sidewalls, a mounting plate, and a first cover. The first cover is movable relative to the sidewalls between a closed position and an open position. ... Hgst Inc

12/28/17 / #20170372781

Bi-directional rram decoder-driver

The present disclosure generally relates to the fabrication of and methods for creating a reversible tri-state memory device which provides both forward and reverse write and read drive to a bi-directional rram cell, thus allowing writing in the forward and reverse directions. The memory device, however, utilizes a single transistor “on pitch” which fits between two metal lines traversing the array tile.. ... Hgst Inc

12/28/17 / #20170372779

Ots for nvm array select lines

The present disclosure generally relates to non-volatile memory arrays and memory devices in which a leakage current through an ots is utilized to pre-charge a circuit of a memory chip. By running an additional wire on each side of a tile which is orthogonal to, above, or below the x and y select wires, a high value resistance material, such as an ots, may be deposited at the intersection. ... Hgst Inc

12/28/17 / #20170372732

Magnetic recording head test fixture having wrap-around contact pads

A test fixture for testing magnetic heads to be used in a magnetic data recording system. The test fixture includes a test fixture body that includes lead terminals. ... Hgst Inc

12/28/17 / #20170372729

Within-row wedge angle control for magnetic recording read-write heads

A process for lapping a row of head sliders involves fixing the row to a lapping tool fixture, actuating each of multiple force pins to set each head slider for lapping to a respective target wedge angle, and simultaneously lapping accordingly. Each target wedge angle may be achieved by applying a respective torque to a compliant elastomer between each force pin and corresponding head slider, to transfer a pressure gradient corresponding to the torque to the corresponding head slider. ... Hgst Inc

12/28/17 / #20170372085

Protecting data in a storage device

A first data encryption key is stored on a storage device. The first data encryption key, a first key encryption key obtained from first information received from a host system, and second information that is received from a source other than the host system are used to generate a second data encryption key that can be used to encrypt and decrypt data stored on the storage device. ... Hgst Inc

12/28/17 / #20170371683

Provisioning the hyper-converged infrastructure bare metal systems from the top of the rack switch

Methods and devices for provisioning a hyper-converged infrastructure of bare metal systems are disclosed herein. Two fabric elements are configured in a master-slave arrangement to ensure high availability. ... Hgst Inc

12/21/17 / #20170365777

Sot mram cell with perpendicular free layer and its cross-point array realization

The present disclosure generally relates to a sot-mram cell that has a spin hall effect layer and a magnetic tunnel junction. The magnetic tunnel junction is disposed at an edge of the spin hall effect layer. ... Hgst Inc

12/21/17 / #20170365641

Non-volatile double schottky barrier memory cell

A three terminal reram device, which combines a schottky barrier transistor and a schottky barrier reram into a single device is provided. The schottky transistor memory device includes a source region, a drain region, and a gate electrode. ... Hgst Inc

12/21/17 / #20170365605

Non-volatile schottky barrier field effect transistor

The present disclosure generally relates to an apparatus for high density memory with integrated logic. A three terminal reram device, which includes a p-n junction and a schottky barrier, that can switch from a low resistive state to a high resistive state is provided. ... Hgst Inc

12/21/17 / #20170364446

Compression and caching for logical-to-physical storage address mapping tables

A storage device that maps logical addresses to physical addresses includes a memory that stores machine instructions and a processor coupled to the memory that executes the machine instructions to store a compressed mapping table in the memory. The compressed mapping table correlates logical addresses to locations in a storage. ... Hgst Inc

12/07/17 / #20170352386

Sealed bulkhead electrical feed-through positioning control

An electrical feed-through, such as a pcb connector, involves at least one positioning protrusion protruding from a main body, and may further include multiple positioning protrusions protruding in respective directions from the main body. A data storage device employing such a feed-through comprises an enclosure base with which the feed-through is coupled, where the base comprises an annular recessed surface surrounding an aperture that is encompassed by the feed-through and is at a first level, and at least one recessed positioning surface at a higher level than the first level and extending in a direction away from the annular recessed surface. ... Hgst Inc

12/07/17 / #20170349381

Apparatuses, systems, and methods for processing semiconductor components

Described herein is an apparatus, for processing semiconductor components, includes support surfaces and flexible couplings. The support surfaces are parallel to a first direction and spaced apart from each other in a second direction, perpendicular to the first direction. ... Hgst Inc

11/30/17 / #20170345456

Programmable error-correcting code for a host device

In one example, the disclosure is directed to error-correcting code techniques for managing data by a host device. In some examples, in writing the data, a host device receives parity data, data and one or more error pointers from a storage device. ... Hgst Inc

11/30/17 / #20170345451

Tape array electrical lapping guide design for small stripe tmr sensor

A magnetic tape recording module having electrical lapping guides located within and adjacent to an array of magnetic read/write elements. Electrical leads connected with the electrical lapping guides are buried deep within the head build, close to the substrate so that they can pass beneath the electrical leads of the read/write elements without any capacitive coupling between the electrical lapping guide leads and the read/write element leads. ... Hgst Inc

11/30/17 / #20170344425

Error-laden data handling on a storage device

In one example, the disclosure is directed to error-correcting code techniques for managing data in a hard drive. In some examples, a controller of a hard disk drive may cause data including a data band and an associated parity sector to be retrieved from non-volatile memory. ... Hgst Inc

11/23/17 / #20170336271

Hamr thermal sensor with fast response time

Embodiments disclosed herein generally relate to a method for monitoring optical power in a hamr device. In one embodiment, the method includes enhancing a thermal sensor bandwidth through advanced electrical detection techniques. ... Hgst Inc

11/16/17 / #20170329640

Systems and methods for designating storage processing units as communication hubs and allocating processing tasks in a storage processor array

Systems and methods for designating a storage processing unit as a communication hub(s) in a ssd storage system are provided. The storage system can include a host, storage processing units (spus), and a host interface to enable communications between host and spus. ... Hgst Inc

11/09/17 / #20170324033

Diffused resistive memory cell with buried active zone

An apparatus for non-volatile memory, and more specifically a reram device with a buried resistive memory cell. The memory cell includes a first contact disposed on a substrate, an active layer, a second contact, a first diffused zone disposed within the active layer, a second diffused zone disposed within the active layer, and an active switching zone disposed within the active layer in between the first diffused zone and the second diffused zone. ... Hgst Inc

11/09/17 / #20170323659

Near-field transducer with adjacent high-refractive index material layer

A heat assisted magnetic recording (hamr) head has a near-field transducer (nft) with a distal end having a leading side taper inclined at an acute angle to the abs, such that an acute angle is formed between a leading surface of the leading side taper and the abs. A main magnetic pole is disposed in the head facing a trailing side of the nft. ... Hgst Inc

11/09/17 / #20170322927

Generalized write operations verification method

A verification architecture described according to embodiments of the present invention validates changes made to metadata and may comprise one or more subsystems and phases. According to some embodiments, the “mkfs” volume creation utility works in cooperation with the device driver to create a file system volume by means of reservation and initialization space for metadata structures inside the device's partition that is reserved for the specific file system volume. ... Hgst Inc

10/26/17 / #20170309332

Planar memory cell architectures in resistive memory devices

An example device includes a memory device and one or more processors. The memory device is configured to store a table that includes two or more mappings, each mapping being associated with a respective logical address and a respective physical address. To provide enhanced data storage devices and systems, various systems, architectures, apparatuses, and methods, are provided herein. In a first example, a resistive random access memory (reram) array is provided. ... Hgst Inc

10/12/17 / #20170294197

Flux-guided tunneling magnetoresistive (tmr) sensor for magnetic tape with reduced likelihood of electrical shorting

A tunneling magnetoresistive (tmr) read head for magnetic tape has a tape-bearing surface (tbs) and includes a first magnetic shield, a first gap layer on the first shield, a tmr sensor on the first gap layer and recessed from the tbs, a second gap layer on the tmr sensor, a second magnetic shield on the second gap layer, and a magnetic flux guide between the first and second gap layers between the tbs and the recessed tmr sensor. The first gap layer has an insulating portion with an edge at the tbs and a non-magnetic electrically-conducting portion recessed from the tbs, with the tmr sensor located on the conductive portion. ... Hgst Inc

10/12/17 / #20170293450

Integrated flash management and deduplication with marker based reference set handling

A system and method for integrating flash management and deduplication with marker based reference set handling may include a dynamic reference set that is elastic and can include non-contiguous reference blocks. The method may further include determining the first reference block of the plurality of reference blocks for continued encoding, the first reference block having an identifier, and associating the identifier of the first reference block with a second reference set. ... Hgst Inc

10/05/17 / #20170287511

Using window underlayer structures to protect near field transducers on heat assisted magnetic recording heads

A system, according to one embodiment, includes: a near field transducer, a return pole, a main pole, a waveguide adjacent the near field transducer, wherein the waveguide extends away from the near field transducer along a direction perpendicular to a media facing surface, at least one cladding layer adjacent to the waveguide, an underlayer positioned behind the near field transducer with respect to the media facing surface, the underlayer extending away from the near field transducer along the direction perpendicular to the media facing surface, and a fill material at least partially surrounding the underlayer, the waveguide and the at least one cladding layer. The underlayer has a lower coefficient of thermal expansion than the fill material. ... Hgst Inc

10/05/17 / #20170286170

Systems and methods for offloading processing from a host to storage processing units using an interconnect network

Systems and methods for offloading processing from a host to one or more storage processing units using an interconnect network are provided. One such system includes a host having a processing task, a plurality of storage processing units (spus), a host interface configured to enable communications between the host and each of the plurality of spus, and an interconnection network coupled to at least two of the plurality of spus, where the host is configured to command at least one of the plurality of spus to perform the processing task, and command the interconnection network to couple two or more of the plurality of spus.. ... Hgst Inc

09/28/17 / #20170279043

Method to fabricate discreet vertical transistors

The present disclosure generally relates to the fabrication of metal-oxide-semiconductor (mos) select transistors in a vertical orientation such that the transistor pair fits within the footprint of a 4f2 memory cell. The present disclosure further relates to the simultaneous fabrication of a vertical stack of transistors in which each transistor is distinct, as opposed to being serially connected in a nand-like string. ... Hgst Inc

09/28/17 / #20170278551

Hermetic sealing with high-speed transmission for hard disk drive

Embodiments disclosed herein generally relate to hermetic electrical connectors used in hard disk drives. The hermetic electrical connector includes a barrier structure having a first plurality of connecting pads disposed on a first surface of the barrier structure and a second plurality of connecting pads disposed on a second surface of the barrier structure opposite the first surface. ... Hgst Inc

09/28/17 / #20170278538

Mitigation of laser power variation induced phase shift in heat assisted magnetic recording systems

A system for compensating for heat induced transient phase shift in a heat assisted magnetic recording system. A heat assisted magnetic data recording system includes a near field thermal transducer that locally heats the media during writing. ... Hgst Inc

09/28/17 / #20170278532

Enhanced write pole and return pole for improved areal density

A system, according to one embodiment, includes: a main pole; and a trailing shield. A first distance d1 is defined in a track direction between the trailing shield and a pole tip region of the main pole; and a second distance d2 is defined in the track direction between the trailing shield and a second region of the main pole located behind the pole tip region, where d2 is greater than d1. ... Hgst Inc

09/28/17 / #20170278531

Magnetic write head having recessed trailing shield and trailing return pole

A magnetic write head having trailing magnetic shield and a trailing magnetic return pole that are recessed from the media facing surface. The magnetic write head includes a write pole, a trailing shield that is separated from the write pole by a non-magnetic trailing gap layer and a trailing magnetic return pole that is connected with the trailing magnetic shield. ... Hgst Inc

09/28/17 / #20170277231

Linear push-push mechanism for removable storage cartridge system

A removable storage cartridge system may include a linear push-push mechanism comprising a carriage having a lock bar and a lock bar spring, and an enclosure having a mounting bracket having a lock guide. The lock guide is configured to interact with the lock bar and spring such that, in response to a first pushing force, reception of the carriage into the mounting bracket positions the carriage into a locked position within the enclosure and, in response to a second pushing force, the carriage is released from the locked position and ejected from the system.. ... Hgst Inc

09/21/17 / #20170271407

3-d planes memory device

The present invention is a means and a method for manufacturing large three dimensional memory arrays. The present invention is a means and a method for addressing the wl and bl resistance by creating arrays having not only large plane conductors for each of the memory layers (wls) but also for the opposite polarity common layer (bl). ... Hgst Inc

09/14/17 / #20170263314

Memory cell located pulse generator

The present disclosure generally relates to a memory cell and methods for generating a pulse within the memory cell. As such, a geometric arrangement of transistors is disclosed that allows the transistor pulse signal generator circuit to precharge both sides of the memory cell and, subsequently, bring opposite sides of the memory cell quickly to different voltages. ... Hgst Inc

09/14/17 / #20170263311

Systems and methods for adaptive read level adjustment

Reading requested data from flash memory using a first read level voltage. A number of first bit-value errors and a number of second bit-value errors is determined from the read requested data. ... Hgst Inc

09/14/17 / #20170263273

Magnetic read head with floating trailing shield

A magnetic read element having an additional magnetic layer, “a floating magnetic shield”, formed as a part of a capping structure of a magnetoresistive element. The capping structure is formed over the magnetic free layer and includes a magnetic layer that is located between first and second non-magnetic layers. ... Hgst Inc

09/14/17 / #20170262906

Utilization-based fee for storing data

A method for determining a utilization-based fee for storing data includes determining a number of write operations for writing a quantity of data to a solid state drive (ssd) and determining an amount of a fee based on the number of write operations for writing the quantity of data to the ssd. A lifetime of the ssd can be determined based on, for example, the number of blocks in the ssd and the maximum number of write operations per block. ... Hgst Inc

09/14/17 / #20170262332

Redundancy of error correction encoded data in a storage system

A device that provides for redundancy of error correction encoded data includes at least one processor circuit. The at least one processor circuit is configured to perform error correction encoding on data items to generate corresponding codewords, where at least one of the data items may have a different length than at least one other of the data items and each of the codewords is the same length. ... Hgst Inc

09/14/17 / #20170262187

Storage cluster and method that efficiently store small objects with erasure codes

Small objects are efficiently stored with erasure codes by combining a small object with other small objects and/or large objects to form a single large object for chunking, and providing early notification of permanent storage to the sources of the objects to prevent small objects from becoming stale while waiting for additional objects to be combined.. . ... Hgst Inc

09/07/17 / #20170255563

Apparatus and method for reducing storage class memory write-backs

Embodiments of the present disclosure perform procedures that manipulate a memory system's local cache line eviction policy so that critical “dirty” cache lines are evicted from last level caches as late as possible. Embodiments can selectively handle cache lines in a manner that can renew the liveliness of “dirty” cache lines so that a local “least recently used” (lru) eviction policy treats them as though they were recently accessed rather than evicting them. ... Hgst Inc

09/07/17 / #20170255535

Self-diagnosis of device drive-detected errors and automatic diagnostic data collection

A self-diagnostic device driver includes a memory that stores machine instructions and a processor coupled to the memory that executes the machine instructions to record an operational history associated with the device driver. The processor further executes the machine instructions to detect an error associated with the device driver, remove an associated driver from service, and automatically replicate a sequence of device driver operations corresponding to a segment of the operational history immediately preceding detection of the error. ... Hgst Inc

09/07/17 / #20170255415

Method of preventing metadata corruption by using a namespace and a method of verifying changes to the namespace

Metadata area legends are stored at a first location, such as a dedicated partition of a persistent data storage device (pdsd). The metadata area legends have a number of descriptors that describe a number of reserved metadata areas that lie at a second location that is logically separate from the first location, such as a regular partition of the pdsd. ... Hgst Inc

09/07/17 / #20170255402

Efficient cross device redundancy implementation on high performance direct attached non-volatile storage with data reduction

A method for implementing cross device redundancy schemes with a single commit by receiving, by a write page allocation unit, a request to allocate data grains; responsive to receiving the request, performing, by the write page allocation unit, an analysis of a predetermined data layout map associated with a grain memory to identify a memory segment; allocating, by the write page allocation unit, a number of data grains to the memory segment, while computing redundancy data associated with the number of data grains; storing the number of data grains and the redundancy data to the memory segment of the grain memory; determining, by the write page allocation unit, whether a storage threshold associated with the grain memory has been satisfied; and responsive to the storage threshold associated with the grain memory being satisfied, transmitting data grains and redundancy data stored in the memory segment to one or more storage devices.. . ... Hgst Inc

09/07/17 / #20170255388

Efficient and dynamically sized reverse map to handle variable size data

A system comprising a processor and a memory storing instructions that, when executed, cause the system to receive a data stream including one or more data blocks; determine a size of the one or more data blocks; determine a number of mappings needed for a physical block based on the size of a data block and a size of the physical block, the number of mappings being variable for different physical blocks depending on the size of the one or more data blocks storing in the physical block; retrieve a dynamically sized reverse map, the dynamically sized reverse map being a dynamic tree structure; determine a starting location in the dynamically sized reverse map for mappings of the one or more data blocks; and create an entry for the physical block in the dynamically sized reverse map.. . ... Hgst Inc

08/31/17 / #20170249191

Adjustable priority ratios for multiple task queues

In some examples, a method includes assigning, to each respective task queue of a plurality of task queues, a respective priority ratio based at least in part on a number of tasks in the respective task queue. The method further includes assigning, by a processor of a plurality of processors, respective tasks from the respective task queues to at least one processor of the plurality of processors in an order based at least in part on the respective priority ratio, wherein the respective priority ratio defines a relative frequency with which tasks from the respective task queue are assigned to the at leak one processor.. ... Hgst Inc

08/31/17 / #20170248993

Base for protecting external welds of hermetically sealed electronic devices

Described herein is a hard disk drive that includes a base and a cover. The base includes a closed end, sidewalls, an open end, and one or more corner portions. ... Hgst Inc

08/24/17 / #20170242821

Acknowledgement-less canary-based completion protocol

A method and system for performing operations in a canary-based communication protocol; specifically, an acknowledgment-less scheme to reduce completion latency and increase effective bandwidth utilization on a computer expansion bus is disclosed. In one embodiment, a host selects a canary to represent whether a data stream of unknown content has been received. ... Hgst Inc

08/24/17 / #20170242820

Using a proprietary framework on a standards-based embedded device

A vendor extension command is used to transport a proprietary message to a device (e.g., a solid state drive), to instruct the device to access and return data stored on the device (e.g., data that can be used for debugging). More specifically, a device that is coupled to a host system by a host bus interface (e.g., a peripheral component interconnect express bus) receives a command in a vendor extension of a standard driver (e.g., a non-volatile memory express driver). ... Hgst Inc

08/17/17 / #20170236557

Hermetically-sealed hard disk drive cover perimeter adhesive seal

A hermetically-sealed hard disk drive (hdd) involves the inner surfaces of sidewalls of a second cover overlapping with and adhesively bonded with the outermost surfaces of sidewalls of an enclosure base. Matching angled sidewalls for the inner and outermost surfaces, and an adhesive bond that provides a hermetic seal in which a ratio of the height to the thickness of the adhesive bond is in a range of 50-100:1, may be utilized to provide a hermetic seal having a long, narrow diffusion path to inhibit diffusion of gas through the adhesive bond. ... Hgst Inc

08/10/17 / #20170229141

Managing read and write errors under external vibration

Systems and techniques for writing data to a shingled magnetic recording (smr) magnetic data storage device. At least one processor may determine whether the distance between a first data track and a second data track is less than a threshold distance. ... Hgst Inc

08/10/17 / #20170229140

Suspension pad for head-gimbal assembly that inhibits formation of an inter-pad solder bridge

Devices including a suspension pad shape and layout that avoids shorts caused by solder bridging during coupling of leads thereto. One embodiment includes a plurality of slider pads and a plurality of suspension pads being generally aligned with the slider pads. ... Hgst Inc

08/10/17 / #20170228302

Method and apparatus for updating a system on chip (soc) image from a host computer system without using dma

Embodiments of the present disclosure relate to systems and methods for updating a system on chip (soc) image without using direct memory access (dma) programming. A target soc monitors a target mailbox to determine reception of a data packet of an soc image received from a host computer, wherein the soc image includes a plurality of data packets. ... Hgst Inc

08/03/17 / #20170222945

All-connected by virtual wires network of data processing nodes

Embodiments of the present disclosure generally relate to a cloud computing network and a method of transferring information among processing nodes in a cloud computing network. In one embodiment, a cloud computing network is disclosed herein. ... Hgst Inc

08/03/17 / #20170222863

Cloud computer realized in a datacenter using mmwave radio links for a 3d torus

The present disclosure generally relates to a high performance datacenter computer (hpdc) that utilized mmwave links to communicate between servers at opposing racks across the datacenter aisles. The hpdc includes stacks of servers with the stacks arranged in rows. ... Hgst Inc

08/03/17 / #20170221540

Method for controlled switching of a mram device

A method and apparatus for controlled switching of a magnetoresistive random access memory device is disclosed herein. The method includes delivering a current to a magnetoresistive random access memory device, wherein the mram device is in a first state, measuring a voltage drop across the magnetoresistive random access memory device in real-time with a resistance detector, wherein a voltage drop beyond a threshold voltage equates to switching from a first state to a second state, the first state different from the second state, determining whether the mram device has switched from the first state to the second state, and stopping the current delivered to the magnetoresistive random access memory device.. ... Hgst Inc

08/03/17 / #20170221527

Adhesive leak channel structure for hermetic sealing of a hard disk drive

In the context of a hard disk drive (hdd), an adhesive leak channel structural feature is positioned in an area at which an electrical feed-through is adhered with an adhesive to an enclosure base, where the leak channel feature inhibits the leakage of gas through the adhesive. Embodiments include providing the leak channel feature on the base and/or on the feed-through. ... Hgst Inc

08/03/17 / #20170221526

Acoustic attenuation in data storage enclosures

To provide enhanced operation of data storage devices and systems, various systems and apparatuses are provided herein. In a first example, a data storage assembly includes an enclosure configured to house at least one data storage device and a fan assembly configured to provide airflow within the enclosure to ventilate the at least one data storage device. ... Hgst Inc

08/03/17 / #20170221511

Reducing carbonaceous smear at the nft area on hamr head

The present disclosure generally relates a method for removing a smear from a write head in a hamr system. The smear can be removed by sufficiently heating the smear in an oxidative atmosphere to oxidize the smear. ... Hgst Inc

08/03/17 / #20170220250

Synchronization method and apparatus for an interconnection network using parallel-headerless tdma routing

Embodiments of the present disclosure generally relate to a cloud computing network, or datacenter network, and a method of transferring information among processing nodes in a cloud computing network or datacenter. The network may include a hub that is coupled to a plurality of nodes so that data is transferred between nodes through the hub. ... Hgst Inc

08/03/17 / #20170219337

Condensation-assisted metrology

An analysis chamber for an optical-metrology tool includes an enclosure having an opening oriented toward an optical-metrology specimen and aligned substantially parallel to the specimen; at least one transparent window arranged in the enclosure; at least one fluid inlet passing through the enclosure, the fluid inlet coupled to an analysis-fluid source; and an enclosure support configured to hold the enclosure above and in proximity to the specimen.. . ... Hgst Inc

08/03/17 / #20170218978

Backflow stopper with acoustic barrier

To provide enhanced operation of data storage devices and systems, various systems, apparatuses, and methods are provided herein. In a first example, a backflow assembly includes a backflow stopper comprising a frame configured to structurally support a fin array when coupled to a fan, the fin array comprising a plurality of flexural deformation elements and associated fin elements arrayed in a radial arrangement to establish a pathway for airflow, each of the flexural deformation elements configured to move an attached fin element responsive to airflow impacting the attached fin element. ... Hgst Inc

07/27/17 / #20170214413

Joint source-channel coding with dynamic dictionary for object-based storage

A system for decoding storage data includes a memory that stores machine instructions and a processor coupled to the memory that executes the machine instructions to perform channel decoding based on a codeword to generate a data string. The processor further executes the machine instructions to perform source decoding based on the data string to generate a candidate symbol and identify one or more objects in a dictionary that have an initial symbol combination matching one or more symbols following an object separator based on the data string. ... Hgst Inc

07/27/17 / #20170213869

Nano-particle matrix for 3d nvm rram

The present disclosure generally relates to a nano-particle matrix in a 3d nvm rram device. The rram device utilizes a material that may be deposited into high aspect ratio channels, has good cycle ability, short erase and write times, and write/erase voltages that are compatible with cmos. ... Hgst Inc

07/27/17 / #20170213572

Detection of read-write head touchdown using head actuator

Described herein is a magnetic storage device that includes a magnetic disk and an arm rotatably movable relative to the magnetic disk. The magnetic storage device also includes a head actuator that is co-movable with the arm. ... Hgst Inc

07/20/17 / #20170203379

Reliable transportation mechanism for micro solder balls

A solder ball bonding (sbb) tool includes a rotatable feed plate for transporting solder balls from a translatable solder ball reservoir to a nozzle unit, which is a position at which a laser light source can irradiate and thus melt the solder balls. The sbb tool includes a gap between the reservoir and the feed plate positioned over the reservoir, and a feed mechanism coupled with the reservoir, where the feed mechanism is driven by a pressurized gas to translate the reservoir upward across at least a portion of the gap in preparation for movement of a solder ball to the feed plate and downward in preparation for rotation of the feed plate after a solder ball is moved to the feed plate. ... Hgst Inc

07/13/17 / #20170200462

Slider with tunnel feature

Disclosed herein are hard disk drive sliders having one or more tunnels between the leading-edge surface of the slider and the air-bearing surface (abs) that may be used to control the pitch and/or fly height of the slider. A slider comprises a leading-edge surface, an abs, and a tunnel having an entry area at the leading-edge surface and an exit area at the abs, the tunnel for directing gas impinging on the entry area through the slider and out the exit area toward a surface of a hard disk. ... Hgst Inc

07/13/17 / #20170200461

Slider with extended three-dimensional air-bearing surface

Disclosed herein is a hard disk drive slider having an extended three-dimensional air-bearing surface (abs). The slider has an abs and a back surface opposite the abs, where at least a portion of the back surface defines a plane (i.e., if the back surface is substantially flat, the back surface itself defines the plane). ... Hgst Inc

07/13/17 / #20170200459

Fabrication process for slider with extended three-dimensional air-bearing surface

Disclosed herein are processes to manufacture sliders having extended three-dimensional air-bearing surfaces and non-transitory computer-readable storage media storing machine-executable instructions to cause at least one processor to perform the processes. A disclosed method of manufacturing a slider for use in a hard disk drive comprises removing a first portion of material from a wafer, the first portion of material comprising substrate, and, using an additive fabrication technique, forming at least a portion of a feature of the slider in a first location formerly occupied by at least some of the first portion of material. ... Hgst Inc

07/06/17 / #20170194024

Implementing enhanced track following during read back using head asymmetry metrics in hard disk drives

A method, apparatus, and system are provided for implementing track following using signal asymmetry metrics monitored during read back in hard disk drives (hdds). Signal asymmetry metrics monitored during read back are used together with a position error signal (pes) to correct and guide the position of a read sensor with respect to a written track in the hdd.. ... Hgst Inc

07/06/17 / #20170194023

Coupled soft bias scissor type sensor

A magnetic read head is provided, comprising a bottom magnetic shield, a first free magnetic layer, a second free magnetic layer, and a top magnetic shield, arranged from bottom to top in this order in a stacking direction from a leading side to a trailing side of the read head. A soft bias layer is positioned below the top magnetic shield and on a back side of the first free magnetic layer and second free magnetic layer. ... Hgst Inc

07/06/17 / #20170192848

Distributed data storage with reduced storage overhead using reduced-dependency erasure codes

A system that implements a near-optimal, reduced-dependency erasure code construction to redundantly distribute computer data across multiple storage nodes includes a memory that stores machine instructions and a processor that executes the machine instructions to group storage segments into discrete groups, each of which corresponds to an individual storage node. The processor further executes the machine instructions to represent regeneration constraints and associate the constraints with storage segments in multiple storage nodes. ... Hgst Inc

07/06/17 / #20170192685

Variable-rpm hard disk drive control

The present disclosure relates to a system and methods of controlling a system of storage devices. In particular, the present disclosure relates to methods of controlling peak power and energy consumption in storage systems due to storage devices while maintaining data availability. ... Hgst Inc

06/22/17 / #20170179372

Spin-orbit torque bit design for improved switching efficiency

A method for a non-volatile memory cell; specifically, a spin orbit torque mram (sot-mram) memory cell which reduces the current required to switch individual bits. The memory cell includes a first interconnect line having a first longitudinal axis, an elliptically shaped mtj bit (“bit”) having a long axis, and a second interconnect line having a second longitudinal axis perpendicular to the first interconnect line. ... Hgst Inc

06/15/17 / #20170169862

Hermetic sealing of hard disk drive using laminated film seal

A hermetically-sealed hard disk drive (hdd) utilizes a laminated film seal to seal an hdd cover-to-base interface. The laminated film seal may be constructed of a heat sealant layer hermetically-coupled to and forming a seal with the base, a barrier layer which inhibits gas from escaping from inside the hdd, and a film surface protective layer which protects the heat sealant and barrier layers. ... Hgst Inc

06/15/17 / #20170169861

Hermetic sealing of hard disk drive using laminated film seal

A hermetically-sealed hard disk drive (hdd) utilizes a laminated film seal to seal an interface of an electrical flexible cable assembly and an hdd enclosure base. The laminated film seal may be constructed of a heat sealant layer that bonds with a surface of the base and a surface of the flex cable, a barrier layer which inhibits gas from escaping from inside the hdd, and a film surface protective layer which protects the heat sealant and barrier layers. ... Hgst Inc

06/15/17 / #20170169860

Hermetic sealing of hard disk drive using laminated film seal

A hermetically-sealed hard disk drive (hdd) utilizes a laminated film seal to seal an interface of an electrical feed-through connector and an hdd enclosure base. The laminated film seal may be constructed of a heat sealant layer that bonds with a surface of the base and a surface of the electrical connector, a barrier layer which inhibits gas from escaping from inside the hdd, and a film surface protective layer which protects the heat sealant and barrier layers. ... Hgst Inc

06/15/17 / #20170168527

Hard disk drive with a vibration isolation frame

Embodiments disclosed herein generally relate to a hard disk drive system with improved isolation from operational vibration. More particularly, embodiments disclosed herein provide a hard disk drive system with a vibration isolation frame and flexible connection without deviation from standard form factor. ... Hgst Inc

06/08/17 / #20170160771

Enhanced fan control in data storage enclosures

To provide enhanced operation of data storage devices and systems, various systems, apparatuses, methods, and software are provided herein. In a first example, a data storage system is presented. ... Hgst Inc

06/01/17 / #20170154643

Tmr read head with scissors sensor

A read head is provided with a scissors sensor. The read head may include a bottom magnetic shield, and a first non-magnetic seed layer, a magnetic seed layer, a second non-magnetic seed layer, an antiferromagnetic layer, a coupling layer, a first free magnetic layer, a spacer layer, and a second free magnetic layer positioned above the bottom magnetic shield, in this order. ... Hgst Inc

06/01/17 / #20170154641

Magnetic scissor sensor with closed-loop side shield

A scissor type magnetic sensor for magnetic data recording having a flux closure magnetic side shield structure. The magnetic sensor has a magnetic side shield structure that includes a non-magnetic layer within a magnetic material layer, with the non-magnetic layer being removed from the sensor stack so as to define upper and lower magnetic portions of the magnetic structure that are separated from one another at a region away from the sensor stack. ... Hgst Inc

06/01/17 / #20170153842

Data allocation in hard drives

In one example, the disclosure is directed to a method comprising receiving, by a controller of a hard disk drive, a request to write a data block to a data storage platter of the hard disk drive. The data storage platter of the hard disk drive includes at least one random access zone and at least one sequential access zone. ... Hgst Inc

05/18/17 / #20170142217

Systems and methods for adaptive partitioning in distributed cache memories

Methods and systems for performing adaptive partitioning of a distributed cache partitioned in cache slices are provided. The slices of the distributed cache are assigned to different computer nodes of the cluster based on a routing table. ... Hgst Inc

05/18/17 / #20170139849

Driverless storage device using serially-attached non-volatile memory

A method and system for accessing a driverless storage device via a byte-addressable protocol. Properly leveraging real-time queue polling between a cpu and non-volatile memory (“nvm”) requires significant, complex, customized software and elaborate device drivers that consume operating systems. ... Hgst Inc

05/18/17 / #20170139825

Method of improving garbage collection efficiency of flash-oriented file systems using a journaling approach

A journaling approach is used to distribute cold and hot data between different areas of a segment's log on a physical erase block. The main area of the log is used for cold data, and the journal area is used for hot data. ... Hgst Inc

05/18/17 / #20170139822

Method of decreasing write amplification of nand flash using a journal approach

A journaling approach is used to distribute data of different sizes between areas of a segment's log on a physical nand flash erase block. The main area contains large, contiguous extents of data, and the journal area contains logical blocks of small data. ... Hgst Inc

05/18/17 / #20170139616

Method of decreasing write amplification factor and over-provisioning of nand flash by means of diff-on-write approach

Methods and systems for reducing write amplification and over-provisioning of flash memory devices are disclosed herein. The approaches described herein are especially useful for decreasing write amplification and over-provisioning in the case of small files or files with gradually growing content. ... Hgst Inc

05/11/17 / #20170133588

Resistive ram cell with focused electric field

Embodiments disclosed herein generally relate to an electrode structure for a resistive random access memory (reram) device cell which focuses the electric field at a center of the cell and methods for making the same. As such, a non-uniform metallic electrode may be deposited onto the reram device which is subsequently exposed to an oxidation or nitrogenation process during cell fabrication. ... Hgst Inc

05/11/17 / #20170133435

Method for forming pcm and rram 3-d memory cells

A method for fabricating 3-d cross-point memory arrays, and more particularly to fabricating phase change memory (pcm) and resistive ram (reram or rram) 3-d memory arrays having a cell size footprint of 4f2. The method for forming a plurality of layers of memory cells using a limited number of photolithographic patterning steps is applicable to memory devices having single or multiple storage bits per cell, such as cells having anywhere from one to eight bits per cell or more. ... Hgst Inc

05/04/17 / #20170127509

Shielded patterned ground structure filter for emi reduction

The present disclosure generally relates to a shielded patterned ground structure in a pcb. The pcb may be disposed in a hard disk drive. ... Hgst Inc

05/04/17 / #20170125078

Three terminal spin orbit torque memory cell with in-stack magnetic layer that provides magnetic bias field and spin orbit torque via anomalous hall effect

A method and apparatus for deterministically switching a free layer in a spin orbit torque magnetoresistive random access memory (sot-mram) cell is disclosed herein. In one embodiment, an sot-mram memory cell is provided. ... Hgst Inc

05/04/17 / #20170125067

Gas leak detection in data storage device

An example storage device may include a sealed enclosure that encloses an atmosphere comprising a gas. The sealed enclosure may enclose a storage medium and a read-write head including a thermal flying-height control (tfc) heater and an embedded contact sensor (ecs) including a dc resistance (dcr) sensor. ... Hgst Inc

05/04/17 / #20170123984

Reducing write-backs to memory by controlling the age of cache lines in lower level cache

A method and apparatus for reducing write-backs to memory is disclosed herein. The method includes determining whether a read/write request entering a lower level cache is a cache line containing modified data, and responsive to determining that the read/write request is not a cache line containing modified data, manipulating age information of the cache line to reduce a number of write-backs to memory.. ... Hgst Inc

05/04/17 / #20170123689

Pipelined reference set construction and use in memory management

A system comprising a processor and a memory storing instructions that, when executed, cause the system to receive a data stream including a set of new data blocks, retrieve a reference data set having reference data blocks from a data store, encode the new set of data blocks based on the reference data set while concurrently generating a second reference data set including a subset of reference data blocks and the set of new data blocks of the data stream and store the new reference data set in the data store.. . ... Hgst Inc

05/04/17 / #20170123678

Garbage collection for reference sets in flash storage systems

A system comprising a processor and a memory storing instructions that, when executed, cause the system to receive data blocks of an incoming data stream, determine a first reference data set associated with a segment of data store based on the received data blocks, determine a state of the first reference data set, determine whether the first reference data set meets a retirement criteria based on the state, and responsive to meeting the retirement criteria, perform retiring of the first reference data set.. . ... Hgst Inc

05/04/17 / #20170123677

Integration of reference sets with segment flash management

A system comprising a processor and a memory storing instructions that, when executed, cause the system to retrieve data blocks from a data store; identify an association between the retrieved data blocks and one or more reference data sets stored in the data store, wherein the association reflects a common dependency of the retrieved data blocks to the one or more reference data sets; generate a segment including the data blocks that depend on the common reference data set; generate a first identifier for the segment and track the segment using the first identifier.. . ... Hgst Inc

05/04/17 / #20170123676

Reference block aggregating into a reference set for deduplication in memory management

A system comprising a processor and a memory storing instructions that, when executed, cause the system to retrieve reference data blocks from a data store, aggregate the reference data blocks into a first set based on a criterion, generate a reference data set based on a portion of the first set including the reference data blocks and store the reference data set in the data store.. . ... Hgst Inc

04/27/17 / #20170118139

Fabric interconnection for memory banks based on network-on-chip methodology

Embodiments disclosed herein generally relate to the use of network-on-chip architecture for solid state memory structures, both volatile and non-volatile, which provide for the access of memory storage blocks via a router. As such, data may be sent to and/or from the memory storage blocks as data packets on the chip. ... Hgst Inc

04/27/17 / #20170118111

Multilayer 3d memory based on network-on-chip interconnection

Embodiments described herein generally relate to the use of three-dimensional solid state memory structures, both volatile and non-volatile, utilizing a network-on-chip routing protocol which provide for the access of memory storage via a router. As such, data may be sent to and/or from memory storage as data packets on the chip. ... Hgst Inc

04/27/17 / #20170117323

Bottom pinned sot-mram bit structure and method of fabrication

Embodiments of the present disclosure generally relate to data storage and computer memory systems, and more particularly, to a sot-mram chip architecture. The sot-mram chip architecture includes a plurality of leads, a plurality of memory cells, and a plurality of transistors. ... Hgst Inc

04/27/17 / #20170117027

Top pinned sot-mram architecture with in-stack selector

Embodiments of the present disclosure generally relate to data storage and computer memory systems, and more particularly, to a sot-mram cell and chip architecture. The sot-mram chip architecture includes a memory cell array having a plurality of first leads, a plurality of second leads, and a plurality of memory cells. ... Hgst Inc

04/27/17 / #20170116060

Error location pointers for nvm

Embodiments of the present disclosure generally relate to an improved method and system for error correction in non-volatile memory cells. The method includes writing data to a first location in non-volatile memory from a block of user data stored in dram and verifying the written data matches the block of user data. ... Hgst Inc

04/27/17 / #20170115913

Enhanced queue management for power control of data storage device

Systems, methods, and firmware for power control of data storage devices are provided herein. In one example, a data storage device is presented. ... Hgst Inc

04/27/17 / #20170115888

Method and system for a common processing framework for memory device controllers

Embodiments of the present invention receive i/o commands, expressed in either vendor-specific or non-vendor-specific protocols and normalize them into a common format for execution by different memory devices. Embodiments of the present invention identify these i/o commands using parameters common to both types of protocols. ... Hgst Inc

04/27/17 / #20170115887

Method and system for efficient common processing in memory device controllers

Embodiments of the present invention are operable to efficiently schedule memory device commands, such as flash memory device commands, while taking into account the interdependencies of processing such commands. As such embodiments of the present invention order commands to make sure that data is written and read from memory devices in a coherent fashion using command groups. ... Hgst Inc

04/20/17 / #20170110190

Apparatus and method for programming a multi-level phase change memory (pcm) cell based on an actual resistance value and a reference resistance value

An apparatus for programming at least one multi-level phase change memory (pcm) cell having a first terminal and a second terminal. A programmable control device controls the pcm cell to have a respective cell state by applying at least one current pulse to the pcm cell, the control device controlling the at least one current pulse by applying a respective first pulse to the first terminal and a respective second pulse applied to the second terminal of the pcm cell. ... Hgst Inc

04/13/17 / #20170104028

Mtj memory array subgrouping method and related drive circuitry

Embodiments of the present disclosure generally relate to data storage systems, and more particularly, to a she-mram device. The she-mram device includes a memory cell array having a plurality of first leads, a plurality of second leads, and a plurality of memory cells disposed between the plurality of first leads and the plurality of second leads. ... Hgst Inc

04/13/17 / #20170103808

Planar variable resistance memory

An example memory device includes a planar semiconductor substrate layer; a planar variable resistance layer disposed above the planar semiconductor substrate layer; a planar channel layer disposed above the planar variable resistance layer; and one or more gates positioned along a length of the memory device and above the planar channel layer, wherein each respective gate of the one or more gates is configured to direct at least a portion of a current flowing through a respective region of the planar channel layer positioned below the respective gate into a respective region of the variable resistance layer positioned below the respective gate in response to a voltage applied to the respective gate being greater than a threshold voltage.. . ... Hgst Inc

04/06/17 / #20170097960

Apparatus and method for single pass entropy detection on data transfer

Embodiments of the present invention include a memory unit and a processor coupled to a memory unit. The processor is operable to group a plurality of subsets of data from an input data stream and compute a first hash value corresponding to a first grouped subset of data. ... Hgst Inc

04/06/17 / #20170097877

Varied storage media density for data storage devices in vibrational environments

To provide enhanced operation of data storage devices and systems, various systems, apparatuses, methods, and software are provided herein. In a first example, a data storage system is presented. ... Hgst Inc

03/30/17 / #20170093426

Cache oblivious algorithm for butterfly code

Techniques for generating parities and repairing data erasures using a cache oblivious encoding algorithm are disclosed. The system includes an encoding module which receives a request to recreate data for a subset of a plurality of content stores from a storage manager. ... Hgst Inc

03/30/17 / #20170093425

Repair-optimal parity code

Techniques for generating parities and repairing data erasures using repair-optimal parities are disclosed. The system includes an encoding module, which receives a request to recreate data for a subset of a plurality of content stores. ... Hgst Inc

03/30/17 / #20170092844

Half select method and structure for gating rashba or spin hall mram

The present disclosure generally relates to she-mram memory cells. A memory cell array comprises one or more memory cells, wherein each of the one or more memory cells comprises a gate electrode, an insulating layer, a spin orbit material electrode, a mtj, and a top electrode parallel to the gate electrode. ... Hgst Inc

03/30/17 / #20170092576

Contacting nano-imprinted cross-point arrays to a substrate

Embodiments of the present disclosure generally relate to memory devices having nano-imprinted patterns interconnected to conventionally processed circuitry and a method of fabrication thereof. The memory device includes a plurality of conductive traces, a substrate having a plurality of conductive pads and a plurality of conductive posts. ... Hgst Inc

03/30/17 / #20170092303

Scissor type magnetic sensor having an in-stack longitudinal stabilization structure

A scissor type magnetic sensor having an in stack magnetic bias structure for biasing first and second magnetic free layers. The in stack bias structure can include a magnetic tab that is exchange coupled with a magnetic shield so as to pin its magnetization in a desired direction parallel with the media facing surface. ... Hgst Inc

03/30/17 / #20170091024

Joint decoding of rewriting nvm error sectors

Embodiments disclosed herein generally relate to an error correction method for non-volatile memory. The error correction method writes data to a first location from a block of user data stored in dram. ... Hgst Inc

03/23/17 / #20170086294

Low permeability electrical feed-through

A low permeability electrical feed-through involves a laminated structure having a conductor layer sandwiched between adjacent insulator layers, which are sandwiched between adjacent diffusion control layers, where the laminated structure provides a relatively narrow and long, high aspect ratio diffusion channel to inhibit the leakage of gas from within a sealed device to the external environment. The electrical feed-through may comprise lower and upper electrical connection pads that are positioned within different regions of the feed-through but still electrically connected by way of a first via positioned in a sealed region, the conductor layer, and a second via positioned in an external environment region.. ... Hgst Inc

03/23/17 / #20170084818

Self-recovery magnetic random access memory unit

The present disclosure generally relates to spin-torque-transfer magnetoresistive random access memory (stt-mram) memory cells. In the magnetic tunnel junction (mtj) of the stt-mram memory cell, a 1 nm thick barrier layer having a triclinic crystalline structure is doped with b, n, or c. ... Hgst Inc

03/16/17 / #20170075609

Optimized data layout for object store system

The present disclosure relates to systems and methods of an optimized data layout in an erasure coded storage system. The system may be realized as a deterministic layout of storage devices in an erasure coded storage system. ... Hgst Inc

03/16/17 / #20170075591

Method for providing nonvolatile storage write bandwidth using a caching namespace

An apparatus for implementing an enhanced-write-bandwidth caching stream includes a memory that stores machine instructions and a processor that executes the machine instructions. The apparatus receives a first host write stream and a second host write stream that comprises latency-sensitive host write requests. ... Hgst Inc

03/16/17 / #20170075590

Method for providing nonvolatile storage write bandwidth using a caching namespace

An apparatus for implementing an enhanced-write-bandwidth caching stream includes a memory that stores machine instructions and a processor that executes the machine instructions. The apparatus apportions a first address space and a second address space that comprises a logical namespace. ... Hgst Inc

03/09/17 / #20170068623

Invalidation data area for cache

The present disclosure relates to caches, methods, and systems for using an invalidation data area. The cache can include a journal configured for tracking data blocks, and an invalidation data area configured for tracking invalidated data blocks associated with the data blocks tracked in the journal. ... Hgst Inc

03/09/17 / #20170068468

Operating parameters for flash memory devices

A machine-implemented method for managing a flash storage system includes determining a projected life value for each of a plurality of flash memory devices in the flash storage system, wherein the projected life value for at least one of the plurality of flash memory devices is higher than the projected life value of at least another one of the plurality of flash memory devices. The method also includes determining operating parameters for each of the plurality of flash memory devices based on the respective projected life values for the plurality of flash memory devices. ... Hgst Inc

03/09/17 / #20170068467

Wear management for flash memory devices

A machine-implemented method for managing a flash storage system includes receiving a command for a data operation. The method includes determining a projected life value for each of a plurality of flash memory devices in the flash storage system, wherein the projected life value for at least one of the plurality of flash memory devices is higher than the projected life value for at least another one of the plurality of flash memory devices. ... Hgst Inc

03/02/17 / #20170062710

Implementing deposition growth method for magnetic memory

A magnetic memory array and a method for implementing the magnetic memory array for use in solid-state drives (ssds) are provided. A plurality of magnetic pillar memory cells is formed using a deposition and/or growth process to produce a magnetic memory array substantially avoiding milling of magnetic materials.. ... Hgst Inc








ARCHIVE: New 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009



###

This listing is an abstract for educational and research purposes is only meant as a recent sample of applications filed, not a comprehensive history. Freshpatents.com is not affiliated or associated with Hgst Inc in any way and there may be associated servicemarks. This data is also published to the public by the USPTO and available for free on their website. Note that there may be alternative spellings for Hgst Inc with additional patents listed. Browse our Agent directory for other possible listings. Page by FreshPatents.com

###